



# Process Change Notification

PCN Number: PCN-2018-109

PCN Notification Date: 11/26/2018

## Informational PCN

Data Sheet Update:

WM8234 version 4.8

Dear Customer,

This notification is to advise you of the following change.

With immediate effect, the data sheet for WM8234 will be updated to reflect a change of supported operating frequencies (MCLK, Sample Rates).

### **Special Note:**

This document supersedes any prior communication regarding WM8234 version 4.8.

If you have any questions, please contact your Sales Representative.

Sincerely,

Quality Systems Administrator  
Cirrus Logic Corporate Quality  
Phone: +1(512) 851-4000



# Process Change Notification

PCN Number: PCN-2018-109

PCN Notification Date: 11/26/2018

**Products Affected:**

The devices listed on this page are the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

Technical details of this Process / Product Change follow on the next page(s).

<b>Title:</b>	Data Sheet Update: WM8234 version 4.8				
<b>Customer Contact:</b>	Local Field Sales Representative	<b>Phone:</b>	(512) 851-4000	<b>Dept:</b>	Corporate Quality
<b>Proposed 1<sup>st</sup> Ship Date:</b>	NA	<b>Estimated Sample Availability Date:</b>		NA	
<b>Change Type:</b>					
	Assembly Site		Assembly Process		Assembly Materials
	Wafer Fab Site		Wafer Fab Process		Wafer Fab Materials
	Wafer Bump Site		Wafer Bump Process		Wafer Bump Material
	Test Site		Test Process		Design
	Electrical Specification		Mechanical Specification		Part Number
	Packing/Shipping/Labeling	X	Other		
<b>Comments:</b>	Data Sheet Update				

<b>PCN Details</b>		
<b>Description of Change:</b>		
The supported operating frequencies (MCLK, Sample Rates) updated.		
Data Sheet Reference:		
WM8234: <a href="https://www.cirrus.com/products/wm8234/">https://www.cirrus.com/products/wm8234/</a>		
<b><u>WM8234 from version 4.7 to version 4.8</u></b>		
	<b>Before</b>	<b>After</b>
Feature (page 1)	<ol style="list-style-type: none"> <li>140 MSPS conversion rate</li> <li>LVDS/CMOS output option               <ul style="list-style-type: none"> <li>LVDS 5pair 490 MHz 35-bit data</li> <li>CMOS 90 MHz output maximum</li> </ul> </li> <li>Complete on chip clock generator. MCLK 5MHz to 23MHz</li> </ol>	<ol style="list-style-type: none"> <li>135 MSPS conversion rate</li> <li>LVDS/CMOS output option               <ul style="list-style-type: none"> <li>LVDS 5-pair 315 MHz 35-bit data</li> <li>CMOS 90 MHz output maximum</li> </ul> </li> <li>Complete on chip clock generator. MCLK 5 - 22.5 MHz</li> </ol>
Electrical Characteristics (page 8-10, 15)	Test condition with: AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,  T <sub>A</sub> = 25°C, MCLK= 23.3MHz unless otherwise stated.	Test condition with: AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,  T <sub>A</sub> = 25°C, MCLK= 22.5MHz unless otherwise stated.

	<p><u>Supply Currents:</u></p> <p>Input &amp; VRLC source-follower disabled</p> <p>MCLK=23.3MHz, SF_INP=0, SF_VRLC=0: TYP 390mA</p> <p>Input &amp; VRLC source-follower enabled</p> <p>MCLK=23.3MHz, SF_INP=1, SF_VRLC=1: TYP 440mA</p>	<p><u>Supply Currents:</u></p> <p>Input &amp; VRLC source-follower disabled</p> <p>MCLK=22.5MHz, SF_INP=0, SF_VRLC=0: TYP 390mA</p> <p>Input &amp; VRLC source-follower enabled</p> <p>MCLK=22.5MHz, SF_INP=1, SF_VRLC=1: TYP 440mA</p>
<p>OUTPUT DATA TIMING (LVDS OUTPUT) (page 16)</p>	<p>Test condition with:</p> <p>AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,</p> <p>T<sub>A</sub> = 25°C, MCLK= 23.3MHz unless otherwise stated.</p>	<p>Test condition with:</p> <p>AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,</p> <p>T<sub>A</sub> = 25°C, MCLK= 22.5MHz unless otherwise stated.</p>

## Register PLL DLL SETUP (page 23)

Before

### PLL DLL SETUP

WM8234 is supporting wide range of input frequency. PLL\_EXDIV\_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] must be configured by MCLK clock rate and data output format.

Note that after PLL and DLL configuration, the device must be reset as the following step.

1. R03[1:0]=11 (PDMD=1, PD=1)
2. Delay 1ms
3. R03[1:0]=00 (Normal operation)

Also, several LVDS operation mode is required to change internal LDO configuration to perform LVDS clocking properly. The following register need to set to change the LDO configuration.

1. R1B0h=1
2. R1B4h=12h

	Max sample rate	MCLK Clock rate [MHz]	21.1	20.0	17.5	15.0	12.5	12.0	8.33	7.5	5.0
			~	~	~	~	~	~	~	~	~
			23.3	21.0	19.99	17.49	14.99	12.49	11.99	8.52	7.49
CMOS 10 bit	15MHz	PLL_EXDIV_SEL[2:0]	/	/	/	000	000	000	001	001	001
		LVDLGAIN[1:0]	/	/	/	/	/	/	/	/	/
		DLGAIN[1:0]	/	/	/	01	10	10	10	10	10
		LDO setting	/	/	/	/	/	/	/	/	/
LVDS 5pair 10bit	23.3MHz	PLL_EXDIV_SEL[2:0]	001	001	001	001	001	010	010	010	011
		LVDLGAIN[1:0]	00	00	01	01	01	01	01	01	10
		DLGAIN[1:0]	01	01	01	01	10	10	10	10	10
		LDO setting	12h	12h	/	/	/	/	/	/	/
LVDS 5pair 16bit	23.3MHz	PLL_EXDIV_SEL[2:0]	001	001	001	001	001	001	001	010	010
		LVDLGAIN[1:0]	00	00	00	00	01	01	01	01	01
		DLGAIN[1:0]	01	01	01	01	10	10	10	10	10
		LDO setting	12h	12h	12h	12h	/	/	/	/	/
LVDS 3pair 10bit LVDS 4pair 12bit	21MHz	PLL_EXDIV_SEL[2:0]	/	001	001	001	001	001	001	010	010
		LVDLGAIN[1:0]	/	00	00	00	01	01	01	01	01
		DLGAIN[1:0]	/	01	01	01	10	10	10	10	10
		LDO setting	/	12h	12h	12h	/	/	/	/	/
LVDS 3pair 16bit	10.5MHz	PLL_EXDIV_SEL[2:0]	/	/	/	/	/	/	001	001	001
		LVDLGAIN[1:0]	/	/	/	/	/	/	00	00	01
		DLGAIN[1:0]	/	/	/	/	/	/	10	10	10
		LDO setting	/	/	/	/	/	/	12h	12h	/

Table 4 PLL and DLL Setting

## Register PLL DLL SETUP (page 23) - Continued

After

### PLL DLL SETUP

The WM8234 supports a wide range of MCLK input frequencies. The PLL\_EXDIV\_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] fields must be configured according to the MCLK frequency and the applicable data-output format – see Table 4. Note the LVDLGAIN field is not used in CMOS mode.

Note that after PLL and DLL configuration, the device must be reset as follows:

- R03[1:0]=11 (PDMD=1, PD=1)
- Delay 1 ms
- R03[1:0]=00 (Normal operation)

Under default conditions, the LDO2 voltage is 1.8V. To select 2.0V output as noted in Table 4, the following control sequence is required:

- R1B0h[0]=1
- R1B4h=12h

Data Format	Max sample rate	MCLK frequency (MHz)	20.0	15.1		12.5	12.0	8.33	7.6		5.0
			~	~		~	~	~	~		~
			22.5	19.99	15.0	14.99	12.49	11.99	8.32	7.5	7.49
CMOS 10-bit	15 MHz	PLL_EXDIV_SEL[2:0]	—	—	000	000	000	001	001	001	001
		DLGAIN[1:0]	—	—	01	10	10	10	10	10	10
		LDO2 voltage	—	—	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V
LVDS 10-bit 5-pair	22.5 MHz	PLL_EXDIV_SEL[2:0]	001	001	001	001	010	010	010	010	011
		LVDLGAIN[1:0]	00	01	01	01	01	01	01	01	10
		DLGAIN[1:0]	01	01	01	10	10	10	10	10	10
		LDO2 voltage	2.0V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V
LVDS 16-bit 5-pair LVDS 10-bit 3-pair LVDS 12-bit 4-pair	15 MHz	PLL_EXDIV_SEL[2:0]	—	—	001	001	001	001	010	010	010
		LVDLGAIN[1:0]	—	—	00	01	01	01	01	01	01
		DLGAIN[1:0]	—	—	01	10	10	10	10	10	10
		LDO2 voltage	—	—	2.0V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V
LVDS 16-bit 3-pair	7.5 MHz	PLL_EXDIV_SEL[2:0]	—	—	—	—	—	—	—	001	001
		LVDLGAIN[1:0]	—	—	—	—	—	—	—	00	01
		DLGAIN[1:0]	—	—	—	—	—	—	—	10	10
		LDO2 voltage	—	—	—	—	—	—	—	2.0V	1.8V

**Table 4 PLL and DLL Setting**

## OUTPUT DATA FORMAT (page 25)

### Before

MODES	DESCRIPTION	OUTPUT DATA RATE	MAXIMUM MCLK RATE
1	LVDS 10-bit 5pair	MCLK x14	23.3MSPS
2	LVDS 16-bit 5pair	MCLK x21	23.3MSPS
3	LVDS 10-bit 3pair	MCLK x21	21.0MSPS
4	LVDS 16-bit 3pair	MCLK x42	10.5MSPS
5	LVDS 12-bit 4pair	MCLK x21	21.0MSPS
6	CMOS 10-bit	MCLK x6	15MSPS

**Table 5 Output Format and Data Rate**

### After

MODES	DESCRIPTION	OUTPUT DATA RATE	MAXIMUM MCLK RATE
1	LVDS 10-bit 5pair	MCLK x 14	22.5 MHz
2	LVDS 16-bit 5pair	MCLK x 21	15 MHz
3	LVDS 10-bit 3pair	MCLK x 21	15 MHz
4	LVDS 16-bit 3pair	MCLK x 42	7.5 MHz
5	LVDS 12-bit 4pair	MCLK x 21	15 MHz
6	CMOS 10-bit	MCLK x 6	15 MHz

**Table 5 Output Format and Data Rate**

### Reason for Change:

When operating some AFE devices at higher output data rate configurations, some devices operating in these conditions are not operating as expected and therefore more headroom in the clock generation block is required to ensure correct operation of all devices.

Therefore, a restriction has been applied to the maximum sample rate in various LVDS output configurations.

### Anticipated Impact on Form, Fit, Function, Quality or Reliability:

No impact to form, fit, quality or reliability.  
Impact to function as per the details above.



# Process Change Notification

PCN Number: PCN-2018-109

PCN Notification Date: 11/26/2018

## Anticipated Impact on Material Declaration:

- No Impact to the Material Declaration       Material Declarations or Product Content reports are driven from production data and will be available following the production release.

## Product Affected:

Device	Cirrus Logic Part Number
WM8234	WM8234GEFL/RV

## Changes To Product Identification Resulting From This PCN:

No marking changes, this is a datasheet only change and the data sheet will be revised accordingly