



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


VREG POWER SUPPLY INPUT



VREG SUPPLIES




BENCH POWER SUPPLY INPUTS




	SCHEMATIC		
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .

THIS DOCUMENT IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER, WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


EXTERNAL VREF






OTR LED CIRCUIT



1.8V_DUT_AVDD BYPASS



VREF SELECT PLACE NEAR DUT







AD9649 ADC

	SCHEMATIC			
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>			
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B	
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .	SHEET 3 OF 9

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

SPI CIRCUITRY



	SCHEMATIC		
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .


THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 4 OF 9


REVISIONS

REV	DESCRIPTION	DATE	APPROVED

ANALOG INPUT CIRCUITRY DEFAULT PATH




OPTIONAL AMPLIFIER INPUT CIRCUITRY



	SCHEMATIC		
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .	SHEET 5 OF 9

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .

THIS DOCUMENT IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER, WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 6 OF 9

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





	SCHEMATIC			
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>			
	DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 9649EE01	REV B
	PTD ENGINEER <PTD_ENGINEER>		SIZE D	SCALE .

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT DESIGN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

SERIES RESISTORS
CHANGE TO ~220 OHM SERIES R'S













OUTPUT BUFFERS



	SCHEMATIC			
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>			
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B	
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .	SHEET 8 OF 9

FIFO 5 CONNECTIONS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC			
	<DRAWING_TITLE_HEADER> AD9649 <PRODUCT_1>			
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9649EE01	REV B	
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE .	SHEET 9 OF 9