


DVK-BT860 BLOCK DIAGRAM



DATE	REVISION NUMBER	INITIALS	Initial Release
2017/05/18	A0	Jacky Kuo	Initial draft
2017/08/02	B0	Jacky Kuo	1. Change C31 to 1.2nH 2. Added GPIO_5 signal 3. Added R67 & LED4 for GPIO_5
2017/08/23	1.0	Jacky Kuo	MP release

PCB design specification

1. Substrate: FR4 ROHS compliant, High TG 140 degree.
2. Solder mask, color=BLUE, Silkscreen color=WHITE
3. Surface finish to be Immersion Nickel/Gold (ENIG) with 1-2 u"
4. Start with 1/2 oz. copper on all layers.




Project Name :	Schematic Name :	Drawing By :
DVK-BT860	HISTORY	Jacky Kuo
Date :	Page : 2 of 4	Revision : 1.0
Wednesday, August 23, 2017		

J10 for FTDI (USB to TTL 232 Cable)

FTDI (USB to TTL 232 Cable)








J10
PIN HEADER, 2.54mm 1X6P

GND	1
Module_RTS_O	2
Module_RX_I	3
Module_TX_O	4
Module_CTS_I	5
GND	6






2	1	1
4	3	3
6	5	5
8	7	7
10	9	9


J18
PIN HEADER, 2.54mm, 2X5P



Project Name : DVK-BT860	Schematic Name : INTERFACE	Drawing By : Jacky Kuo
Date : Wednesday, August 23, 2017	Page : 3 of 4	Revision : 1.0



Test Fixture usage!!



Laird Laird Technologies CS

Project Name : **DVK-BT860**

Schematic Name : **POWER&UART**

Drawing By : **Jacky Kuo**

Date : **Wednesday, August 23, 2017** 4 of 4

Revision : **1.0**