

Automotive-grade, low power, dual, 36 V operational amplifiers



DFN8 2x2


DFN8 2x2 wettable flanks



MiniSO8



TSSOP8




SO8

Product status link

[LM2904B](#)

Features

- AEC-Q100 qualified 
- Up to 36 V operating supply voltage
- Frequency compensation implemented internally
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1.2 MHz (temperature compensated)
- Very low supply current/amplifier, essentially independent of supply voltage
- Low input bias current: 20 nA (temperature compensated)
- Low input offset current: 2 nA
- Input common-mode voltage range includes negative rail
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V to $V_{CC} - 1.5$ V

Applications


- Telecom equipment
- Power management
- Industrial application
- Automotive

Description

The **LM2904B** consists of two independent, high gain operational amplifiers (op-amps) that have frequency compensation implemented internally. They are designed specifically for automotive and industrial control systems. This circuit operates from a single power supply over a wide range of voltages. The **LM2904B** is guaranteed up to 36 V supply voltage operation. The low power supply drain is independent of the magnitude of the power supply voltage. Application areas include transducer amplifiers, DC gain blocks and all the conventional op-amp circuits which can now be more easily implemented in single power supply systems. For example, these circuits can be directly supplied from the standard 5 V which is used in logic systems and easily provides the required electronic interfaces without requiring any additional power supply. In linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from a single power supply.


1 Schematic diagram

Figure 1. Schematic diagram




2 Package pin connections

Figure 2. DFN8 2x2 package pin connections (top view)



1. The exposed pad of the DFN8 2x2 can be connected to (VCC-) or left floating.

Figure 3. MiniSO8, TSSOP8, and SO8 package pin connections (top view)



3 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{CC}	Supply voltage ⁽¹⁾	±20 or 40	V	
V_{id}	Differential input voltage ⁽²⁾	±40		
V_{in}	Input voltage	-0.3 to 40		
	Output short-circuit duration ⁽³⁾	Infinite	s	
I_{in}	Input current: V_{IN} driven negative ⁽⁴⁾	5 mA in DC or 50 mA in AC, (duty cycle = 10 %, T = 1 s)	mA	
	Input current: V_{in} driven positive above AMR value ⁽⁵⁾	0.4		
T_{stg}	Storage temperature range	-65 to 150	°C	
T_j	Maximum junction temperature	150		
R_{thja}	Thermal resistance junction-to-ambient ⁽⁶⁾	DFN8 2x2 wettable flank	57	°C/W
		MiniSO8	190	
		TSSOP8	120	
		SO8	125	
R_{thjc}	Thermal resistance junction-to-case ⁽⁶⁾	MiniSO8	39	
		TSSOP8	37	
		SO8	40	
ESD	HBM: human body model ⁽⁷⁾	300	V	
	MM: machine model ⁽⁸⁾	200		
	CDM: charged device model ⁽⁹⁾	1500		

1. All voltage values, except differential voltage, are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3. Short-circuits from the output to V_{CC} can cause an excessive heating if $(V_{CC} +) > 15$ V. The maximum output current is approximately 40 mA, independent of the magnitude of V_{CC} . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
4. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward-biased and thereby acting as an input diode clamp. In addition to this diode action, there is an NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
5. The junction base/substrate of the input PNP transistor polarized in reverse must be protected by a resistor in series with the inputs to limit the input current to 400 μ A max. ($R = (V_{in} - 32 \text{ V})/400 \mu\text{A}$).
6. Short-circuits can cause an excessive heating and destructive dissipation. Values are typical.
7. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
8. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
9. Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{cc}	Supply voltage	3 to 36	
V_{icm}	Common mode input voltage range $T_{amb} = 25\text{ °C}$	V_{cc-} to $V_{cc+} - 1.5$	V
	Common mode input voltage range $T_{min} \leq T_{amb} \leq T_{max}$	V_{cc-} to $V_{cc+} - 2$	
T	Operating free-air temperature range	-40 to 125	°C

4 Electrical characteristics

Table 3. Electrical characteristics, $V_{CC+} = 5\text{ V}$ and 36 V , $V_{CC-} = 0\text{ V}$, $V_O = 1.4\text{ V}$, R_L connected to ground, $T = 25\text{ }^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage ⁽¹⁾	$T = 25\text{ }^\circ\text{C}$			4	mV
		$T_{min} < T < T_{max}$			5	
$\Delta V_{io} / \Delta T$	Input offset voltage drift	$T_{min} < T < T_{max}$		7	30	$\mu\text{V}/^\circ\text{C}$
I_{io}	Input offset current	$T = 25\text{ }^\circ\text{C}$			30	nA
		$T_{min} < T < T_{max}$			40	
$\Delta I_{io} / \Delta T$	Input offset current drift	$T_{min} < T < T_{max}$		10	300	$\text{pA}/^\circ\text{C}$
I_{ib}	Input bias current ⁽²⁾	$T = 25\text{ }^\circ\text{C}$			150	nA
		$T_{min} < T < T_{max}$			200	
A_{vd}	Large signal voltage gain	$V_{CC} = 15\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1.4$ to 11.4 V , $T = 25\text{ }^\circ\text{C}$	50	100		V/mV
		$V_{CC} = 15\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1.4$ to 11.4 V , $T_{min} < T < T_{max}$	25			
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1.4$ to 11.4 V , $T = 25\text{ }^\circ\text{C}$	50	100		
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1.4$ to 11.4 V , $T_{min} < T < T_{max}$	25			
SVR	Supply voltage rejection ratio	$V_{CC} = 5$ to 36 V , $V_{icm} = 0\text{ V}$, $T = 25\text{ }^\circ\text{C}$	65	100		dB
		$V_{CC} = 5$ to 36 V , $V_{icm} = 0\text{ V}$, $T_{min} < T < T_{max}$	65			
I_{CC}	Supply current	All amps, no load, $V_{CC} = 5\text{ V}$, $T = 25\text{ }^\circ\text{C}$		0.45	0.6	mA
		All amps, no load, $V_{CC} = 5\text{ V}$, $T_{min} < T < T_{max}$			1	
		All amps, no load, $V_{CC} = 36\text{ V}$, $T = 25\text{ }^\circ\text{C}$		0.7	1.2	
		All amps, no load, $V_{CC} = 36\text{ V}$, $T_{min} < T < T_{max}$			2.0	
CMR	Common-mode rejection ratio	$V_{CC} = 36\text{ V}$, $V_{icm} = 0$ to 34.5 V , $T = 25\text{ }^\circ\text{C}$	70	85		dB
		$V_{CC} = 36\text{ V}$, $V_{icm} = 0$ to 34 V , $T_{min} < T < T_{max}$	60			
I_{source}	Output source current	$V_{CC} = 36\text{ V}$, $V_O = 2\text{ V}$, $V_{id} = 1\text{ V}$	25	32	40	mA
I_{sink}	Output sink current	$V_{CC} = 36\text{ V}$, $V_O = 2\text{ V}$	15	18		mA
		$V_{CC} = 36\text{ V}$, $V_O = 0.2\text{ V}$	70	94		μA
V_{oh}	High-level output voltage	$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$	32	33		V
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $T_{min} < T < T_{max}$	32			
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$	33	34		
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$	33			
V_{ol}	Low-level output voltage	$V_{CC} = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$		5	20	mV
		$V_{CC} = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$			20	
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$		5	20	
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$			20	
SR	Slew rate	$V_{CC} = 15\text{ V}$, $V_{in} = 0.5$ to 3 V , $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T = 25\text{ }^\circ\text{C}$	0.3	0.6		V/ μs
		$V_{CC} = 15\text{ V}$, $V_{in} = 0.5$ to 3 V , $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T_{min} < T < T_{max}$	0.2			

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SR	Slew rate	$V_{CC} = 36\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_l = 100\text{ pF}$, unity gain, $T = 25\text{ }^\circ\text{C}$	0.5	0.75		V/ μs
		$V_{CC} = 36\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_l = 100\text{ pF}$, unity gain, $T_{min} < T < T_{max}$	0.4			
GBP	Gain bandwidth product	$V_{CC} = 36\text{ V}$, $f = 100\text{ kHz}$, $V_{in} = 10\text{ mV}$, $R_l = 2\text{ k}\Omega$, $C_l = 100\text{ pF}$	0.8	1.2		MHz
Vo1 / Vo2	Channel separation ⁽³⁾	$V_{CC} = 30\text{ V}$, $1\text{ kHz} \leq f \leq 20\text{ kHz}$		120		dB

1. $V_O = 1.4\text{ V}$, $5\text{ V} \leq V_{CC} \leq 36\text{ V}$, $0 \leq V_{icm} \leq V_{CC} - 1.5\text{ V}$.
2. The direction of the input current is out of the IC. This current is essentially constant as long as the output is not saturated, so there is no change in the loading charge on the input lines.
3. Due to the proximity of external components, ensure that the stray capacitance does not cause coupling between these external parts. This can typically be detected at higher frequencies because this type of capacitance increases.

Figure 4. Supply current vs. supply voltage




Figure 5. Offset voltage production distribution at $V_{CC} = 36 V$




Figure 6. Input offset voltage vs. temperature at $V_{CC} = 36 V$




Figure 7. Input offset voltage vs. common-mode voltage at $V_{CC} = 36 V$




Figure 8. Input bias current vs. temperature




Figure 9. Gain and phase vs. freq. at $V_{CC} = 36 V$




Figure 10. Phase margin vs. capacitive load at $V_{CC} = 36\text{ V}$




Figure 11. Overshoot vs. capacitive load at $V_{CC} = 36\text{ V}$




Figure 12. Output voltage vs. output current (sinking)




Figure 13. Output voltage vs. output current (sourcing)




Figure 14. Current limiting vs. temperature




Figure 15. Maximum output voltage vs. frequency at $V_{CC} = 15\text{ V}$











Figure 16. Slew rate behavior at $V_{CC} = 36\text{ V}$

Figure 17. Slew rate behavior vs. temperature at $V_{CC} = 36\text{ V}$

Figure 18. Common-mode rejection ratio and power supply rejection ratio at $V_{CC} = 5\text{ V}$

Figure 19. Noise vs. frequency at $V_{CC} = 36\text{ V}$

Figure 20. THD + N vs. voltage at $V_{CC} = 36\text{ V}$

Figure 21. THD + N vs. frequency at $V_{CC} = 36\text{ V}$


Figure 22. Small-signal step response vs. time at $V_{CC} = 36\text{ V}$



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

5.1 DFN8 2 x 2 wettable flank package information

Figure 23. DFN8 2 x 2 wettable flank package outline





Table 4. DFN8 2 x 2 wettable flank package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.70	0.75	0.80	0.028	0.030	0.031
A1		0.10			0.004	
b	0.20	0.25	0.30	0.008	0.010	0.012
D	1.95	2.00	2.05	0.077	0.079	0.081
D1	0.80	0.90	1.00	0.031	0.035	0.039
E	1.95	2.00	2.05	0.077	0.079	0.081
E1	1.50	1.60	1.70	0.059	0.063	0.067
e		0.50			0.020	
F		0.05			0.002	
G	0.25	0.30	0.35	0.010	0.012	0.014
aaa		0.10			0.004	

Figure 24. DFN8 2 x 2 wettable flank recommended footprint


5.2 MiniSO8 package information

Figure 25. MiniSO8 package outline




Table 5. MiniSO8 mechanical data

Dim.	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.03	0.033	0.037
b	0.22		0.4	0.009		0.016
c	0.08		0.23	0.003		0.009
D	2.8	3	3.2	0.11	0.118	0.126
E	4.65	4.9	5.15	0.183	0.193	0.203
E1	2.8	3	3.1	0.11	0.118	0.122
e		0.65			0.026	
L	0.4	0.6	0.8	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.01	
k	0°		8°	0°		8°
ccc			0.1			0.004

5.3 TSSOP8 package information

Figure 26. TSSOP8 package outline




Table 6. TSSOP8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.20			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
e		0.65			0.0256	
k	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1			0.039	
aaa		0.10			0.004	

5.4 SO8 package information

Figure 27. SO8 package outline




Table 7. SO8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
L1		1.04			0.040	
k	0°		8°	0°		8°
ccc			0.10			0.004

6 Ordering information

Table 8. Ordering information

Order code	Temperature range	Package	Packaging	Marking
LM2904BYDT ⁽¹⁾	-40 to +125°C	SO8	Tape and reel	2904BY
LM2904BYST ⁽¹⁾		MiniSO8		K2F
LM2904BYPT ⁽¹⁾		TSSOP8		K2F
LM2904BYQ6T ⁽¹⁾		DFN8 2x2 wettable flank		K2F

1. *Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent.*

Revision history

Table 9. Document revision history

Date	Version	Changes
09-Dec-2020	1	Initial release.
15-Dec-2020	2	Updated Table 3. Electrical characteristics, $V_{CC+} = 5\text{ V}$ and 36 V , $V_{CC-} = 0\text{ V}$, $V_o = 1.4\text{ V}$, R_L connected to ground, $T = 25\text{ °C}$ (unless otherwise specified).
18-Oct-2021	3	Updated the title and Section Features.
22-Feb-2022	4	Updated Section Features .
17-Jan-2023	5	Added new DFN8 wettable flank, SO8 and TSSOP8 packages, Section 2 Package pin connections . Updated figure on the cover page and Section 6 Ordering information .

Contents

1	Schematic diagram	2
2	Package pin connections	3
3	Absolute maximum ratings and operating conditions	4
4	Electrical characteristics	6
5	Package information	12
5.1	DFN8 2 x 2 wettable flank package information	12
5.2	MiniSO8 package information	14
5.3	TSSOP8 package information	15
5.4	SO8 package information	16
6	Ordering information	17
	Revision history	18

List of figures

Figure 1.	Schematic diagram	2
Figure 2.	DFN8 2x2 package pin connections (top view)	3
Figure 3.	MiniSO8, TSSOP8, and SO8 package pin connections (top view)	3
Figure 4.	Supply current vs. supply voltage	8
Figure 5.	Offset voltage production distribution at $V_{CC} = 36\text{ V}$	8
Figure 6.	Input offset voltage vs. temperature at $V_{CC} = 36\text{ V}$	8
Figure 7.	Input offset voltage vs. common-mode voltage at $V_{CC} = 36\text{ V}$	8
Figure 8.	Input bias current vs. temperature	8
Figure 9.	Gain and phase vs. freq. at $V_{CC} = 36\text{ V}$	8
Figure 10.	Phase margin vs. capacitive load at $V_{CC} = 36\text{ V}$	9
Figure 11.	Overshoot vs. capacitive load at $V_{CC} = 36\text{ V}$	9
Figure 12.	Output voltage vs. output current (sinking)	9
Figure 13.	Output voltage vs. output current (sourcing)	9
Figure 14.	Current limiting vs. temperature	9
Figure 15.	Maximum output voltage vs. frequency at $V_{CC} = 15\text{ V}$	9
Figure 16.	Slew rate behavior at $V_{CC} = 36\text{ V}$	10
Figure 17.	Slew rate behavior vs. temperature at $V_{CC} = 36\text{ V}$	10
Figure 18.	Common-mode rejection ratio and power supply rejection ratio at $V_{CC} = 5\text{ V}$	10
Figure 19.	Noise vs. frequency at $V_{CC} = 36\text{ V}$	10
Figure 20.	THD + N vs. voltage at $V_{CC} = 36\text{ V}$	10
Figure 21.	THD + N vs. frequency at $V_{CC} = 36\text{ V}$	10
Figure 22.	Small-signal step response vs. time at $V_{CC} = 36\text{ V}$	11
Figure 23.	DFN8 2 x 2 wettable flank package outline	12
Figure 24.	DFN8 2 x 2 wettable flank recommended footprint.	13
Figure 25.	MiniSO8 package outline	14
Figure 26.	TSSOP8 package outline	15
Figure 27.	SO8 package outline	16

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved