

Variable Gain Noninverting Amplifier Using the **AD5292** Digital Potentiometer and the **OP184** Op Amp

CIRCUIT FUNCTION AND BENEFITS

This circuit provides a low cost, high voltage, variable gain noninverting amplifier using the **AD5292** digital potentiometer in conjunction with the **OP184** operational amplifier (op amp).

The circuit offers 1024 different gains that can be controlled through a serial peripheral interface (SPI) compatible, serial digital interface. The $\pm 1\%$ resistor tolerance performance of the **AD5292** provides low gain error over the full resistor range, as shown in Figure 2.

The circuit supports rail-to-rail inputs and outputs for single-supply operation at +30 V and dual-supply operation at ± 15 V, and is capable of delivering up to ± 6.5 mA of output current.

In addition, the **AD5292** has an internal 20 \times programmable memory that allows a customized gain setting at power-up.

The circuit provides accuracy, low noise, and low total harmonic distortion (THD) and is suited for signal instrumentation conditioning.




Figure 1. Variable Gain Noninverting Amplifier, Simplified Schematic (Decoupling and All Connections Not Shown)

TABLE OF CONTENTS

Circuit Function and Benefits..... 1
Revision History 2
Circuit Description 3
Common Variations..... 4
References 4

REVISION HISTORY

8/2018—Rev. B to Rev. C

Document Title Changed from CN0112 to AN-1577..... Universal
Changes to Circuit Description Section 3
Deleted Learn More Section and Data Sheets and Evaluation
Boards Section 4

3/2010—Rev. A to Rev. B

Changes to Circuit Function and Benefits Section 1

12/2009—Rev. 0 to Rev. A

Corrected Trademark..... 1

8/2009—Revision 0: Initial Version

CIRCUIT DESCRIPTION

The circuit employs the [AD5292](#) digital potentiometer in conjunction with the [OP184](#) operational amplifier, which provides a low cost, variable gain noninverting amplifier.

The input signal, V_{IN} , is amplified by the [OP184](#). The op amp offers low noise, high slew rate, and rail-to-rail inputs and outputs.

The maximum circuit gain (G) is defined in by the following equation:

$$G = 1 + \frac{R_{AB}}{R_2} \rightarrow R_2 = \frac{R_{AB}}{G - 1} \tag{1}$$

where:

R_{AB} is the resistance from Terminal A to Terminal B of the [AD5292](#).

The maximum current through the [AD5292](#) is ± 3 mA, which limits the maximum input voltage, V_{IN} , based on the circuit gain as described in Equation 2.

$$|V_{IN}| \leq 0.003 \times R_2 \tag{2}$$

When the input signal connected to V_{IN} is higher than the theoretical maximum value from Equation 2, increase R_2 and the new gain can be recalculated using Equation 1.

The $\pm 1\%$ internal resistor tolerance of the [AD5292](#) ensures a low gain error, as shown in Figure 2.

The circuit gain equation is as follows:

$$G = 1 + \frac{(1024 - D) \times \frac{R_{AB}}{1024}}{R_2} \tag{3}$$

where D is the code loaded in the digital potentiometer.




Figure 2. Gain and Gain Error vs. Decimal Code

When the circuit input is an ac signal, the parasitic capacitances of the digital potentiometer can cause undesirable oscillation in the output. Avoid this oscillation by connecting a small capacitor, C_1 , between the inverter input and its output. A value of 10 pF was used for the gain and phase plot shown in Figure 3.




Figure 3. Gain and Phase vs. Frequency for AC Input Signal

A modification of the circuit provides a logarithmic gain function, as shown in Figure 4. In this case, the digital potentiometer is configured in the ratiometric mode.




Figure 4. Logarithmic Gain Circuit

The circuit gain is defined in Equation 4.

$$G = 1 + \frac{(1024 - D)}{D} = \frac{1024}{D} \tag{4}$$

A gain plot vs. code is shown in Figure 5.




Figure 5. Logarithmic Gain Function

The AD5292 has a 20× programmable memory, which allows presetting the output voltage in a specific value at power-up.

Excellent layout, grounding, and decoupling techniques must be utilized in order to achieve the desired performance from the circuits discussed in this application note (see [Tutorial MT-031, Grounding Data Converters and Solving the Mystery of “AGND” and “DGND”](#) and [Tutorial MT-101, Decoupling Techniques](#)). As a minimum, use a 4-layer printed circuit board (PCB) with one ground plane layer, one power plane layer, and two signal layers.

COMMON VARIATIONS

The AD5291 (8 bits with 20× programmable power-up memory) and the AD5293 (10 bits with no power-up memory) are ±1% tolerance digital potentiometers that are suitable for this application.

REFERENCES

- [MT-031 Tutorial, Grounding Data Converters and Solving the Mystery of “AGND” and “DGND”, Analog Devices.](#)
- [MT-032 Tutorial, Ideal Voltage Feedback \(VFB\) Op Amp, Analog Devices.](#)
- [MT-087 Tutorial, Voltage References, Analog Devices.](#)
- [MT-091 Tutorial, Digital Potentiometers, Analog Devices.](#)
- [MT-101 Tutorial, Decoupling Techniques, Analog Devices.](#)