



ASNT_PRBS43A 48Gbps PRBS7/PRBS15 Generator with USB Control Interface



- 11ps Rise, 16ps Fall time for muxed PRBS data output
- 17ps Rise/Fall time for sync output
- 19ps Rise/Fall time for half-rate data outputs
- VCO frequencies from 7.4GHz to 32.1GHz
- User selectable clock divide by 2 to 512 sync output for scope triggering
- GUI software interface with onboard USB
- Selectable PRBS7 or PRBS15 through USB




Figure 1. Block Diagram

DESCRIPTION

The ASNT_PRBS43A can be used for test applications, design verification, and R&D environments. The 2^7-1 or $2^{15}-1$ pseudo random bit sequence (PRBS) generator operates from 10kbps to 48Gbps. Either an external half-rate clock or a reference clock to the onboard PLL is needed to generate the data outputs. Some output clock and data channels have adjustable phase and



amplitude. The Sync output provides an oscilloscope triggering signal to view the data pattern for PRBS7 or eye diagram of PRBS7/PRBS15. A Windows GUI (compatible with Windows XP, 7, 8) is used to control the amplitude, phase, PRBS reset, divide ratio for sync and clock input control through a USB-B connector on the ASNT_PRBS43A. Power is supplied with an included AC-DC power supply. All data and clock connections shown in **Figure 1** and **Figure 2** are SMA female connectors.

The front panel of the instrument is shown in **Figure 2**. It contains 3 differential data outputs, 1 differential clock output, and a single-ended Sync output.



Figure 2. Front Panel

The back panel of the instrument is shown in **Figure 3**. It contains 1 external single-ended clock input, 1 single-ended clock output, and a single-ended reference clock input. It also includes a power ON/OFF switch, and a +5V DC power supply (included) which connects to a male barrel jack shown in **Figure 3**. The USB-B connector allows connection to a computer for controlling the instrument through a windows GUI.



Figure 3. Back Panel




Figure 4. Data Output Ch2 – 32Gbps PRBS7




Figure 5. Data Output Ch2 – 40Gbps PRBS7




Figure 6. Data Output Ch2 – 4Gbps PRBS7




Figure 7. Clock Output 2 – 32GHz
277fs random jitter




Figure 8. Data Output Ch1 – 20Gbps PRBS7




Figure 9. Data Output Ch3 – 16Gbps PRBS7



Data Outputs

There are 3 differential AC coupled data outputs:

Data Output Ch1 has PRBS7/PRBS15 up to 24Gbps with a controllable 155ps of delay, amplitude control from 0V to 1.7V differentially and output duty cycle control from 40% to 60%.

Data Output Ch2 has PRBS7/PRBS15 up to 48Gbps with amplitude control from 0V to 1.7V differentially.

Data Output Ch3 has PRBS7/PRBS15 up to 24Gbps with output amplitude of 1.3V differentially.

Clock I/O's

There are 2 single-ended AC coupled clock inputs:

Clock Input 1 (Ref Clk In) is a reference clock input that needs at least 100mV of input amplitude to drive the onboard PLL's. The reference frequency range can be found in **Table 1**.

Clock Input 2 (Ext Clk In) is a half-rate clock input that may alternatively be used instead of Clock Input 1 to provide any data rate from 1Mbps to 48Gbps by providing at least 100mV of input amplitude from 1MHz to 24GHz.

There are 2 AC coupled clock outputs:

Clock Output 1 (front panel) is a differential output ranging from 1MHz to 24GHz with an adjustable delay up to 105ps, and amplitude of 0.8V *peak to peak* differentially.

Clock Output 2 (back panel) is a single-ended output ranging from 24.2GHz to 32.1GHz with output amplitude of ~0.35V *peak to peak*.

Sync Output

Sync Output provides a selectable clock divided by 2*n with n integer values from 1 to 256 and an AC coupled single-ended output amplitude of 600mV. Sync Output can be connected to an oscilloscope's trigger to allow display of a PRBS7 pattern or eye diagram for PRBS7/PRBS15.

Note: All I/O's are AC coupled.



Table 1. Clock/Data Table

MODE	INPUT				OUTPUT										Unit
	Clock Input 1 (Ref Clk In)		Clock Input 2 (Ext Clk In)		Clock Output 1 (front panel)		Clock Output 2 (back panel)		Data Output CH1		Data Output CH2		Data Output CH3		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
VCO 1	1.5125	2.00625	-	-	12.1	16.05	24.2	32.1	12.1	16.05	24.2	32.1	12.1	16.05	GHz/Gbps
VCO 2	1.5125	2.00625	-	-	6.05	8.025	24.2	32.1	6.05	8.025	12.1	16.05	6.05	8.025	GHz/Gbps
VCO 3	0.61875	0.80625	-	-	9.9	12.9	-	-	9.9	12.9	19.8	25.8	9.9	12.9	GHz/Gbps
VCO 4	0.61875	0.80625	-	-	4.95	6.45	-	-	4.95	6.45	9.9	12.9	4.95	6.45	GHz/Gbps
Ext Clock	-	-	0.001	24	0.001	24	-	-	0.001	24	4*	48	0.001	24	GHz/Gbps

Note: 4* - Clock Input must be minimum of 2 GHz

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Clock Input 1 (Ref Clk In)					
Single-ended Swing	100	300	1000	mV _{PP}	
Frequency	0.61875		2.00625	GHz	
Clock Input 2 (Ext Clk In)					
Single-ended Swing	100		600	mV _{PP}	
Frequency	0.001		24	GHz	See Table 1.
Clock Output 1 (front panel)					
Differential Swing		800		mV _{PP}	
Frequency	0.001		20	GHz	
Rise/Fall times	13		15	ps	
Duty Cycle	45	50	55	%	
Delay Adjustment range		105		ps	



Clock Output 2 (back panel)				
Single-ended Swing	300			@ 25GHz
	250		<i>mV_{PP}</i>	@ 27GHz
	150			@ 29GHz
	200			@ 32GHz
Frequency	24.2	32.1	<i>GHz</i>	
Duty Cycle	45	50	55	<i>%</i>
Data Output Ch1				
Differential Swing	0	1700	<i>mV_{PP}</i>	Adjustable
Data Rate	0.001	24	<i>Gbps</i>	
Rise/Fall times	19		<i>ps</i>	20% - 80%
Duty Cycle	45	50	55	<i>%</i>
Delay Adjustment range	165		<i>ps</i>	
Absolute delay Stability	-2	2	<i>ps</i>	0-125°C
Data Output Ch2				
Differential Swing	0	1700	<i>mV_{PP}</i>	Adjustable
Data Rate	4	48	<i>Gbps</i>	
Rise/Fall times	11/16		<i>ps</i>	20% - 80%
Duty Cycle	40	60	<i>%</i>	Adjustable
Data Output Ch3				
Differential Swing	1300		<i>mV_{PP}</i>	
Data Rate	0.001	24	<i>Gbps</i>	
Rise/Fall times	19		<i>ps</i>	20% - 80%
Duty Cycle	45	50	55	<i>%</i>
Sync Output				
Frequency	0.0001	12	<i>GHz</i>	
Single-ended Swing	600		<i>mV_{PP}</i>	
Duty Cycle	47	50	53	<i>%</i>
Rise/Fall time	15	17	19	<i>ps</i>
All I/O's are AC coupled				



MECHANICAL DIMENSIONS

PARAMETER	TYP	UNIT	COMMENTS
Length	164	mm	
Width	129	mm	
Height	58	mm	

REVISION HISTORY

Revision	Date	Changes
1.3.2	02-2021	Corrected Table 1 specifications Corrected Electrical Characteristics specifications
1.2.2	07-2019	Updated Letterhead
1.2.1	04-2015	Increased maximum data rate Updated Table 1. Added PRBS15 capability Added waveform screenshots; Figure 6-9
1.1.1	06-2014	Added Figure 4 and 5 Corrected rise/fall times for Ch 1, 2 and 3
1.0.1	05-2014	Added Figure 2 and 3
1.0.0	03-2014	Preliminary Release