



PIN	KX021, KX022, KX112, KX122, KX222, KX116, KX126	KXTJ2	KXTJ3
1	SDO/ADDR	ADDR	ADDR
2	SDI/SDA	SDA	SDA
3	IO_VDD	IO_VDD	IO_VDD
4	TRIG	RES****	RES****
5	INT1	INT1	INT1
6	INT2	GND*	GND*
7	VDD	VDD	VDD
8	GND	GND	GND
9	GND	GND	GND
10	nCS	VDD**	VDD**
11	NC	IO_VDD	IO_VDD***
12	SCLK/SCL	SCL	SCL

* GND pins 6, 8, and 9 are internally tied together. Thus, pin 6 may be left floating.
 ** VDD pins 7, and 10 are internally tied together. Thus, pin 10 may be left floating.
 *** IO_VDD pins 3, and 11 are internally tied together. Thus, pin 11 may be left floating. (Does not apply to KXTJ2)
 **** RES pin 4 connect to GND. Do not leave floating.

- NOTES:
- All resistors are 1%, 1/10W, 0603 unless otherwise specified.
 - All capacitors are 0.1uF, 10%, 50WVDC, 0603 unless otherwise specified.
 - U1B Socket: Loranger, 020SQ 012J6618A.
 - Supported device and 7-bit I2C address:
 - KX022: 1Eh, 1Fh.
 - KX112: 1Eh, 1Fh.
 - KX122: 1Eh, 1Fh.
 - KX021: 1Eh, 1Fh.
 - KX222: 1Eh, 1Fh.
 - KXTJ2: 0Eh, 0Fh.
 - KXTJ3: 0Eh, 0Fh.
 - KX126: 1Eh, 1Fh.
 - KX116: 1Eh, 1Fh.
 - Population-
 - KX021, KX022, KX112, KX122, KX116, KX126, KX222:
 - R1, R2, R4, R5, R6, R7, R8, R9, R10, R12
 - Remove: R3, R11, R13, R14

- KXTJ2:
 - Populate R1 (don't care), R2, R4, R5, R6, R7, R9, R12, R13, R14
 - Remove: R3, R8, R10, R11
- KXTJ3:
 - Populate R1 (don't care), R2, R4, R5, R6, R7, R9, R12, R13 (don't care), R14 (don't care)
 - Remove: R3, R8, R10, R11

COMPANY: **Kionix Inc.**

TITLE: **2x2 LGA 12-Pin Evaluation Board**

DRAWN: J Zappala	DATED: 03/05/2018	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED: A Chernyakov	DATED: 03/05/2018	DWG987	B	KMAEDA001R00	G
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: NONE			SHEET: 1 OF 2
RELEASED: <Released By>	DATED: <Release Date>				

D

D

C

C

B

B

A

A

