

ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.



ON Semiconductor®

Si4532DY



Dual N- and P-Channel Enhancement Mode Field Effect Transistor

General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.9A, 30V. $R_{DS(ON)} = 0.065\Omega @V_{GS} = 10V$
 $R_{DS(ON)} = 0.095\Omega @V_{GS} = 4.5V.$
- P-Channel -3.5A, -30V. $R_{DS(ON)} = 0.085\Omega @V_{GS} = -10V$
 $R_{DS(ON)} = 0.190\Omega @V_{GS} = -4.5V.$
- High density cell design for extremely low $R_{DS(ON)}$
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V _{DSS}	Drain-Source Voltage	30	-30	V
V _{GSS}	Gate-Source Voltage	20	-20	V
I _D	Drain Current - Continuous (Note 1a)	3.9	-3.5	A
	- Pulsed	20	-20	
P _D	Power Dissipation for Dual Operation	2		W
	Power Dissipation for Single Operation (Note 1a)	1.6		
	(Note 1b)	1		
	(Note 1c)	0.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	62.5	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
4532	Si4532DY	13"	12mm	2500 units

* Die and manufacturing source subject to change without prior notification.

Si4532DY

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
Off Characteristics							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	N-Ch	30			V
		$V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$	P-Ch	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}$	N-Ch			1	μA
		$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$	P-Ch			-1	μA
I_{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	All			100	nA
I_{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	All			-100	nA

On Characteristics (Note 2)

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	N-Ch	1		3	V
		$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$	P-Ch	-1		-3	V
$R_{DS(on)}$	Static Drain-Source On Resistance	$V_{GS} = 10\text{ V}, I_D = 3.9\text{ A}$	N-Ch		0.053	0.065	Ω
		$V_{GS} = 4.5\text{ V}, I_D = 3.1\text{ A}$			0.081	0.095	
		$V_{GS} = -10\text{ V}, I_D = -2.5\text{ A}$	P-Ch		0.06	0.085	
		$V_{GS} = -4.5\text{ V}, I_D = -1.8\text{ A}$			0.095	0.19	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$	N-Ch	15			A
		$V_{GS} = -10\text{ V}, V_{DS} = -5\text{ V}$	P-Ch	-15			
g_{FS}	Forward Transconductance	$V_{DS} = 15\text{ V}, I_D = 3.9\text{ A}$	N-Ch		7		S
		$V_{DS} = -15\text{ V}, I_D = -2.5\text{ A}$	P-Ch		5		

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	N-Ch		235		pF	
			P-Ch		420			
C_{oss}	Input Capacitance		$V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	N-Ch		150		pF
				P-Ch		140		
C_{riss}	Reverse Transfer Capacitance			N-Ch		49		pF
				P-Ch		60		

Electrical Characteristics (continued)


Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units	
Switching Characteristics (Note 2)								
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 10\text{ V}$, $I_D = 1\text{ A}$, $V_{GS} = 10\text{ V}$, $R_{GEN} = 6\ \Omega$	N-Ch		7	13	ns	
			P-Ch		9	18		
t_r	Turn-On Rise Time		N-Ch		18	29	ns	
			P-Ch		8	16		
$t_{d(off)}$	Turn-Off Delay Time	$V_{DD} = -10\text{ V}$, $I_D = -2.5\text{ A}$, $V_{GS} = -10\text{ V}$, $R_{GEN} = 6\ \Omega$	N-Ch		15	27	ns	
			P-Ch		18	29		
t_f	Turn-Off Fall Time		N-Ch		0.8	8	ns	
			P-Ch		6	12		
t_{rr}	Drain-Source Reverse Recovery Time	$I_F = 1.7\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $I_F = -1.7\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$	N-Ch			80	nS	
			P-Ch			80		
Q_g	Total Gate Charge	$V_{DS} = 10\text{ V}$, $I_D = 3.9\text{ A}$, $V_{GS} = 10\text{ V}$	N-Ch		3.7	15	nC	
			P-Ch		5	15		
Q_{gs}	Gate-Source Charge		$V_{DS} = -10\text{ V}$, $I_D = -2.5\text{ A}$, $V_{GS} = -10\text{ V}$	N-Ch		0.9		nC
				P-Ch		1.7		
Q_{gd}	Gate-Drain Charge	N-Ch			1.9		nC	
		P-Ch			1.8			

Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current	N-Ch			1.7	A	
		P-Ch			-1.7	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = 1.7\text{ A}$ (Note 2)	N-Ch		0.75	1.2	V
		$V_{GS} = 0\text{ V}$, $I_S = -1.7\text{ A}$ (Note 2)	P-Ch		-0.75	-1.2	V

Notes:

- $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative