




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

AD9643 / AD6649 ENG (SOCKET)



DUT

THE FOOTPRINT FOR THIS SOCKET NEEDS TO BE CHECKED AGAINST THE DRAWING TP101

EXTRA CIRCUITRY FOR AD9258 COMPATIBILITY
NOT NEEDED FOR AD9643/AD6649




LAYOUT: DECOUPLING QUANTITY MAY VARY LAYOUT DEPENDING



	SCHEMATIC		
	9643 & 6649 ENGINEERING EVAL. PCB		
	AD9643 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9643EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE NONE	SHEET 1 OF 6

POWER

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




SCHEMATIC			
ANALOG DEVICES		9643 & 6649 ENGINEERING EVAL. PCB	
DESIGN VIEW		AD9643 Engineering Board	
<DESIGN_VIEW>		DRAWING NO.	REV
PTD ENGINEER		9643EE01	B
<PTD_ENGINEER>		SIZE	SCALE
D		NONE	SHEET 2 OF 6

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


ANALOG INPUT

THIS SECTION WILL CHANGE BASED ON 9644 EXPERIMENTS

PASSIVE PATH A




LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER



NOTE: CUTS REQ'D FOR 2ND TRANSF USE

PASSIVE PATH B




LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER

	SCHEMATIC		
	9643 & 6649 ENGINEERING EVAL. PCB		
	AD9643 Engineering Board		
	DESIGN VIEW	DRAWING NO.	REV
<DESIGN_VIEW>	9643EE01	B	
PTD ENGINEER	SIZE	SCALE	SHEET 3 OF 6
<PTD_ENGINEER>	D	NONE	



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

ACTIVE PATH - CHANNEL A AND B



THESE RLCS ARE PLACE HOLDERS... PLACE CORRECT VALUES & COMPONENTS...


THESE RLCS ARE PLACE HOLDERS... PLACE CORRECT VALUES & COMPONENTS...



	SCHEMATIC		
	9643 & 6649 ENGINEERING EVAL. PCB		
	AD9643 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9643EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE NONE	
		SHEET 4 OF 6	


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

ACTIVE CLOCK PATH




PASSIVE CLOCK

KP_ICELL
 LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER
 LAYOUT: SHARE PADS WITH ACTIVE CLOCK PATH R'S




SCHEMATIC			
ANALOG DEVICES			
9643 & 6649 ENGINEERING EVAL. PCB			
AD9643 Engineering Board			
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	9643EE01	B	
PTD ENGINEER	SIZE	SCALE	SHEET 5 OF 6
<PTD_ENGINEER>	D	NONE	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



LAYOUT: PLACE C705 NEAR DUT



NOTE: THIS SYMBOL IS DRAWN GIVEN INPUT 1 LOGIC






SPI & FPGA CONN.

LAYOUT: ROUTE ALL TRACES TO THE TYCO CONN ON TOP OF BOARD

USING FIFO5



BRINGING SYNC, OEN AND PDWN TO FPGA
PLACE OR RESISTORS NEAR THE DUT



	SCHMATIC		
	9643 & 6649 ENGINEERING EVAL. PCB		
	AD9643 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9643EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE NONE	
		SHEET 6 OF 6	