


ADS8555EVM-PDK Evaluation Module



ABSTRACT



This user's guide describes the operation and use of the ADS8555 evaluation module (EVM). The ADS8555 is a 6-channel, simultaneous sampling, 16-bit successive approximation (SAR) analog-to-digital converter (ADC). Each input channel on the device can support true bipolar input ranges up to ± 12 V. The device includes a programmable, internally buffered voltage reference. The ADC includes a serial programming interface (SPI) interface and a parallel interface (word and byte mode) for data communication. Device configuration is achieved through simple static digital input pins (hardware mode) or through communications to the SPI interface (control register configuration in software mode). This user's guide covers the circuit description, schematic diagram, and bill of materials for the ADS8555 circuit board. This EVM hardware and software can also be used to support the ADS8556, ADS8557, and ADS8558 devices from this family. Other devices can be tested by desoldering the ADC and reprogramming the EVM (see [Section 6.3](#)). Detailed instructions for using other family members are provided later in this document.

Table of Contents

| | |
|--|----|
| 1 ADS8555EVM-PDK Overview | 3 |
| 1.1 ADS8555EVM-PDK Features..... | 3 |
| 1.2 ADS8555EVM Features..... | 3 |
| 2 EVM Analog Interface | 4 |
| 2.1 ADC Supply, Input, Voltage Reference, and Digital Connections..... | 4 |
| 2.2 ADC Amplifier Drive..... | 5 |
| 3 Digital Interface | 6 |
| 3.1 Parallel Interface..... | 6 |
| 3.2 Serial Interface (SPI)..... | 6 |
| 3.3 I ² C Bus and EEPROM..... | 6 |
| 3.4 Connections to the PHI Connector..... | 7 |
| 4 Power Supplies | 8 |
| 4.1 External Power Connections and Test Points..... | 8 |
| 4.2 Low-Dropout Regulator (TPS7A3001 for HVSS)..... | 8 |
| 4.3 Low-Dropout Regulator (TPS7A4700 for AVDD, HVDD)..... | 9 |
| 5 Installing the ADS8555EVM Software | 10 |
| 6 ADS8555EVM Operation | 12 |
| 6.1 Connecting the Hardware and Running the GUI..... | 12 |
| 6.2 Jumper Settings for the ADS8555EVM..... | 13 |
| 6.3 Modifying Hardware and Using Software to Evaluate Other Devices in the Family..... | 14 |
| 6.4 EVM GUI Global Settings for ADC Control and Registers..... | 15 |
| 6.5 Time Domain Display..... | 16 |
| 6.6 Frequency Domain Display..... | 17 |
| 6.7 Histogram Display..... | 18 |
| 7 Bill of Materials, Layout, and Schematics | 19 |
| 7.1 Bill of Materials..... | 19 |
| 7.2 Board Layout..... | 22 |
| 7.3 Schematics..... | 23 |
| 8 Revision History | 26 |

Trademarks

Keysight™ is a trademark of Keysight Technologies.

LabVIEW™ is a trademark of National Instruments.

Microsoft® and Windows® are registered trademarks of Microsoft Corporation.

All trademarks are the property of their respective owners.

1 ADS8555EVM-PDK Overview

This document describes how to connect the EVM to your computer and test equipment to evaluate device performance and understand device features. The document also describes how to install and use the associated evaluation module software.

1.1 ADS8555EVM-PDK Features

Figure 1-1 shows the proper component connection for the ADS8555EVM. The ADS8555 evaluation module kit includes the following features:

- Hardware and software required for diagnostic testing as well as accurate performance evaluation of the ADS8555 ADC.
- Digital and analog interface power with universal serial bus (USB) power. External power is required for the high-voltage $\pm 15\text{-V}$ supply.
- Easy-to-use evaluation software for the 64-bit Microsoft® Windows®7, Windows® 8, and Windows® 10 operating systems.
- Precision host interface (PHI) controller translates the USB (2.0) or higher to parallel or serial digital communications.




Figure 1-1. System Connection for Evaluation

1.2 ADS8555EVM Features

- Six input channels connected to external single-ended signals that are source applied to subminiature version A (SMA) connectors or headers.
- Serial and parallel interface connects to the PHI controller via a 60-pin connector (J2).
- High-voltage power supplies (HVDD and HVSS) are not included. Connect common lab supplies via screw terminal J1.
- Analog low-voltage supplies (AVDD = 5 V) are generated using an external 15-V supply and a low-dropout regulator (LDO). HVDD (12-V supply) is also generated using the 15-V supply and an LDO. HVSS (–12-V supply) is generated using the –15-V supply and an LDO.
- Digital low-voltage supply (DVDD = 3.3 V) is generated using USB power from the PHI controller.
- Integrated or external voltage reference options are available.

2 EVM Analog Interface

The ADS8555EVM is an evaluation module built using a two-board modular EVM system. One board is a digital controller (PHI), and the other board contains the ADC and associated analog circuitry. Both boards and the associated cables form the ADS8555EVM-PDK.

2.1 ADC Supply, Input, Voltage Reference, and Digital Connections

Figure 2-1 shows the decoupling on AVDD, BVDD, HVDD, and HVSS and the voltage reference. The decoupling capacitors match the recommendations in the ADS8555 data sheet. The layout (see Figure 7-1) uses the shortest possible connections to the decoupling capacitors and connects the ground end to the GND plane using vias. The ADS8555 can use an external or internal voltage reference. This reference can be selected by changing the position of JP06 to *INT* for internal or *EXT* for external. Figure 2-1 also shows the analog input signal and digital signal connections.




Figure 2-1. ADC Signal and Supply Connection

2.2 ADC Amplifier Drive

Figure 2-2 shows the op amp configuration for each ADC drive input. The default configuration is a noninverting buffer configuration. The gain of this circuit can be adjusted by changing R03 and R02 as needed. C02 can be used to limit the amplifier bandwidth or compensate the amplifier. R01 and C01 can also be used to create a low-pass filter. Jumper JP00 can be used to completely bypass the amplifier. This diagram only shows one channel, but this circuit is repeated six times. For other channels, see Figure 7-2.




Figure 2-2. Amplifier Drive Circuit

3 Digital Interface

As noted in [Section 1.1](#), the EVM interfaces with the PHI and communicates with the computer over the USB. There are two devices on the EVM with which the PHI communicates: the ADS8555 ADC (over SPI or parallel) and the EEPROM (over I²C). The electrically erasable programmable read-only memory (EEPROM) comes preprogrammed with the information required to configure and initialize the ADS8555 platform. When the hardware is initialized, the EEPROM is no longer used.

3.1 Parallel Interface

The parallel interface signals are generated on the PHI controller and are connected through J2. Each of these signals has a 47-Ω resistor between the device and the controller to slow down the signal edges in order to minimize signal overshoot. The digital signals can be monitored on the J3, J4, and J5 test headers.

3.2 Serial Interface (SPI)

The ADS8555 ADC uses SPI serial communication in mode 1 (CPOL = 0 and CPHA = 1). Because the serial clock (SCLK) frequency can be as fast as 36 MHz, the ADS8555EVM offers 47-Ω resistors between the controller and device to aid with signal integrity. Typically, in high-speed SPI communication, fast signal edges can cause overshoot; these 47-Ω resistors slow down the signal edges in order to minimize signal overshoot.

3.3 I²C Bus and EEPROM

The circuit shown in [Figure 3-1](#) is used with the EVM controller (PHI) for EVM identification. This circuit is not required by the ADS8555 for operation. The switch (S1) is write protected and does not need to be changed for EVM operation.




Figure 3-1. I²C Bus and EEPROM

3.4 Connections to the PHI Connector

Connector J2 is used to connect the PHI digital controller printed circuit board (PCB) to the ADS8555EVM. This connector has all the digital signals as well as the BVDD supply. The power for the BVDD supply is from the USB connection. This connector also provides I²C signals that are used on the EEPROM identification circuit. The digital signals can be monitored on the J3, J4, and J5 test headers. Figure 3-2 provides a schematic showing the various connections to the PHI connector.




Figure 3-2. Connections to PHI Connector

4 Power Supplies

The ADS8555 device uses four power supplies: AVDD (5 V), BVDD (3.3 V), HVDD (12 V), and HVSS (–12 V). The two high-voltage power supplies require an external ± 15 -V supply and are connected on a screw terminal strip (J1). The ± 15 -V supplies are regulated from ± 15 V to ± 12 V for HVDD and HVSS. The digital voltage supply (BVDD), is generated with the USB power. The analog supply (AVDD) is generated using the external 15-V supply and an LDO to generate 5 V.

4.1 External Power Connections and Test Points

The screw terminal block J1 is used to connect the external high voltage supplies. These supplies are not provided in the evaluation module kit and the expectation is that a low-noise lab supply is used to provide this power (for example, Keysight™ E3632A). The high-voltage supplies have transient voltage suppressor diodes to help protect the ADC from transients. These supplies are typically connected to ± 15 V. For details on operation, see the ADS8555 data sheet. Figure 4-1 also shows how each supply has a light-emitting diode (LED) monitor for quick verification that power is applied.




Figure 4-1. External Power Connections and Test Points

4.2 Low-Dropout Regulator (TPS7A3001 for HVSS)

As shown in Figure 4-2, the –15-V external power is connected to the TPS7A3001 LDO to generate –12 V. This LDO output can be programmed to different voltages by changing the feedback network R6 and R7. This LDO was selected for low noise and flexibility.




Figure 4-2. Low-Dropout Regulator (TPS7A3001 for HVSS)

4.3 Low-Dropout Regulator (TPS7A4700 for AVDD, HVDD)

The 15-V external power is connected to two LDOs (TPS7A4700RGWR). One LDO generates AVDD (5 V), and one generates HVDD (12 V). As shown in Figure 4-3, the TPS7A4700RGWR LDO output can be programmed to different voltages by installing or uninstalling the resistors connected on pins 4-12. This LDO was selected for low noise and flexibility.




Figure 4-3. Low-Dropout Regulator (TPS7A4700 for AVDD, HVDD)

5 Installing the ADS8555EVM Software

Download the latest version of the EVM GUI installer from the *Tools and Software* folder of the ADS8555EVM and run the GUI installer to install the EVM GUI software on your computer. Accept the license agreements and follow the on-screen instructions shown in [Figure 5-1](#) to complete the installation.




Figure 5-1. ADS8555 Software Installation Prompts

As a part of the ADS8555EVM GUI installation, a prompt with a *Device Driver Installation* (as shown in [Figure 5-2](#)) appears on the screen. Click *Next* to proceed.




Figure 5-2. Device Driver Installation Wizard Prompts

The ADS8555EVM requires the LabVIEW™ run-time engine and may prompt for the installation of this software, as shown in Figure 5-3, if not already installed.




Figure 5-3. LabVIEW™ Run-Time Engine Installation

Verify that `C:\Program Files (x86)\Texas Instruments\ADS8555EVM` is as shown in Figure 5-4 after these installations.




Figure 5-4. ADS8555EVM GUI Folder Post-Installation

6 ADS8555EVM Operation

This section provides step-by-step instructions for connecting the ADS8555EVM to the computer and evaluating the performance of the ADS8555.

6.1 Connecting the Hardware and Running the GUI

1. Set the jumpers according to [Section 6.2](#).
2. Physically connect P2 of the PHI to J10 of the ADS8555EVM. Install the screws to assure a robust connection.
3. Connect the USB on the PHI to the computer first.
 - a. LED D5 on the PHI lights up, indicating that the PHI is powered up.
 - b. LEDs D1 and D2 on the PHI start blinking to indicate that the PHI is booted up and communicating with the PC; [Figure 6-1](#) shows the resulting LED indicators.
4. As shown in [Figure 6-2](#), start the software GUI. Notice that the LEDs blink slowly when the FPGA firmware is loaded on the PHI. This process takes a few seconds, afterwards the AVDD and DVDD power supplies turn on.
5. Connect the external $\pm 15\text{-V}$ power supplies and GND to J1. This connection generates the AVDD, HVDD, and HVSS supplies (HVDD = 12 V, HVSS = -12 V , and AVDD = 5 V).
6. Connect the signal generator. The default input range is $\pm 10\text{ V}$ (or 10 Vpk). A common input signal applied is a sinusoidal 1-kHz, 9.9-Vpk signal with a 0-V offset. This signal is adjusted just below the full-scale range to avoid clipping.




Figure 6-1. ADS8555EVM Hardware Setup and LED Indicators




Figure 6-2. Launch the EVM GUI Software

6.2 Jumper Settings for the ADS8555EVM

The amplifiers and reference can be configured with jumpers. The amplifier jumpers (JP00–JP05) determine if the amplifier is used or if an external signal is directly connected to the ADC input. JP06 is used to select either the internal or external reference option. Make sure that the GUI configuration for the device reference matches the setting of JP06. The GUI software starts up in the *internal* reference mode, so make sure the JP06 is in the *INT* position. [Table 6-1](#) lists the various jumper settings for the ADS8555EVM.

Table 6-1. Jumper Settings

| JUMPER | SETTING | DEFAULT | FUNCTION |
|-----------|----------|---------|---|
| JP00–JP05 | AMP/BYPS | AMP | These eight jumpers determine if the amplifier is used to buffer the inputs signals or if the amplifier is bypassed. Choosing AMP connects the amplifier between each SMA connector (JP00–JP05) and the ADC input. The default amplifier configuration is noninverting (gain = 1 V/V). The amplifier gain configuration can be adjusted by soldering and desoldering different resistors. Choosing the bypass configuration (BYPS) connects the SMA connectors directly to the ADC input. |
| JP06 | INT/EXT | INT | This jumper selects either the internal or external mode on the voltage reference. Using the internal mode disconnects the external reference. Using the external mode connects the external REF5025 2.5-V reference to the ADC reference input. Make sure that the GUI settings for the voltage reference match the setting on this jumper. |

6.3 Modifying Hardware and Using Software to Evaluate Other Devices in the Family

The ADS8555 is part of a family of related devices. This EVM hardware and software support the entire family because all the devices are pin-for-pin compatible. The [Table 6-2](#) lists other compatible devices in the family. The following procedure shows how to modify the hardware and software to evaluate the other devices in this family.

1. Desolder the ADS8555 and replace this device with the device you want to evaluate.
2. Enable the EEPROM for writing. This process is done by changing switch S2 to the *WR_EN* (top) position using tweezers. [Figure 6-3](#) details this process.
3. Connect the EVM and start the GUI as described in [Figure 6-2](#).
4. Under the *Tools* menu in [Figure 6-4](#), select *Load EEPROM* to load the EEPROM according to the device that is currently installed. When this procedure is successfully completed, the status bar at the top of the software updates according to the device installed on the hardware.

Table 6-2. Compatible Devices

| DEVICE | RESOLUTION | PARALLEL DATA RATE | SERIAL DATA RATE | OTHER FEATURE |
|---------|------------|--------------------|------------------|---------------------------------------|
| ADS8555 | 16 | 630 | 450 | Does not have partial power-down mode |
| ADS8556 | 16 | 630 | 450 | — |
| ADS8557 | 14 | 670 | 470 | — |
| ADS8558 | 12 | 730 | 500 | — |




Figure 6-3. Enable EEPROM for Writing




Figure 6-4. Configure EEPROM and Software for the New Device

6.4 EVM GUI Global Settings for ADC Control and Registers

Figure 6-5 shows the *Register Map* page. This page can only be accessed by selecting *Software* device mode. Editing the *CONFIG_REG* configures the different ranges and voltage references available on the ADS8555. See the ADS8555 data sheet for register field details. The left hand side of this GUI contains important configurations such as interface selection, device mode, range selection, and sampling rate. These controls are always available on the left hand side of the GUI regardless of which page is selected. Also, if *Hardware* mode is used, the hardware input select pins on the device are set according the controls on the left hand side. For example, when in hardware mode if the *Parallel Interface* is selected, than the PAR/SER pin on the device is driven low by the PHI to select parallel interface mode.




Figure 6-5. EVM GUI Global Settings for ADC Control and Registers

6.5 Time Domain Display

The time domain display tool allows visualization of the ADC response to a given input signal. This tool is useful for both studying the behavior and debugging any gross problems with the ADC or drive circuits. The user can trigger a capture of the data of the selected number of samples from the ADS8555EVM, as per the current interface mode settings indicated in [Figure 6-6](#) by using the *Capture* button. The sample indices are on the x-axis and there are two y-axes showing the corresponding output codes as well as the equivalent analog voltages based on the specified reference voltage. Switching pages to any of the analysis tools described in the subsequent sections causes calculations to be performed on the same set of data.




Figure 6-6. Time Domain Display

6.6 Frequency Domain Display

The spectral analysis tool, shown in Figure 6-7, is intended to evaluate the dynamic performance (SNR, THD, SFDR, SINAD, and ENOB) of the ADS8555 ADC through single-tone sinusoidal signal fast Fourier transform (FFT) analysis using the 7-term Blackman-Harris window setting. The FFT tool includes windowing options that are required to mitigate the effects of noncoherent sampling (this discussion is beyond the scope of this document). The 7-term Blackman-Harris window is the default option and has sufficient dynamic range to resolve the frequency components of up to a 24-bit ADC. The *None* option corresponds to not using a window (or using a rectangular window) and is not recommended.




Figure 6-7. Frequency Domain Display

6.7 Histogram Display

Noise degrades ADC resolution and the histogram tool can be used to estimate effective resolution, which is an indicator of the number of bits of ADC resolution losses resulting from noise generated by the various sources connected to the ADC when measuring a DC signal. The cumulative effect of noise coupling to the ADC output from sources such as the input drive circuits, the reference drive circuit, the ADC power supply, and the ADC itself is reflected in the standard deviation of the ADC output code histogram that is obtained by performing multiple conversions of a DC input applied to a given channel. As shown in Figure 6-8, the histogram corresponding to a DC input is displayed on clicking the *Capture* button.




Figure 6-8. Histogram Display

7 Bill of Materials, Layout, and Schematics

This section provides a bill of materials (BOM), a PCB layout for the ADS8555EVM, and schematics for the ADS8555EVM.

7.1 Bill of Materials

Table 7-1 lists the bill of materials (BOM) for the ADS8555EVM.

Table 7-1. Bill of Materials (BOM)

| DESIGNATOR | QTY | VALUE | DESCRIPTION | PART NUMBER | MANUFACTURER |
|--|-----|--------|---|----------------------|---------------------------|
| !PCB | 1 | | Printed circuit board | ADS8555 | Any |
| C1–C7, C10, C27, C28, C36, C37 | 12 | 1uF | CAP, CERM, 1 uF, 25 V, +/- 10%, X7R, 0603 | C0603C105K3RACTU | Kemet |
| C01, C11, C21, C31, C41, C51 | 6 | 1000pF | CAP, CERM, 1000 pF, 50 V, +/- 5%, C0G/NP0, 0603 | GRM1885C1H102JA01D | MuRata |
| C03, C04, C13, C14, C23, C24, C33, C34, C43, C44, C53, C54 | 12 | 0.1uF | CAP, CERM, 0.1 uF, 50 V, +/- 10%, X7R, AEC-Q200 Grade 1, 0603 | C0603C104K5RACAUTO | Kemet |
| C05, C15, C25, C35, C45, C55 | 6 | 220pF | CAP, CERM, 220 pF, 50 V, +/- 5%, C0G/NP0, 0603 | 06035A221JAT2A | AVX |
| C8, C29 | 2 | 22uF | CAP, CERM, 22 uF, 25 V, +/- 10%, X7R, 1210 | GRM32ER71E226KE15L | MuRata |
| C9, C16, C18, C30, C38, C71, C72, C73, C75 | 9 | 10uF | CAP, CERM, 10 uF, 25 V, +/- 10%, X5R, 0805 | CL21A106KAFN3NE | Samsung Electro-Mechanics |
| C17, C19 | 2 | 0.01uF | CAP, CERM, 0.01 uF, 50 V, +/- 10%, X7R, 0603 | 885012206089 | Würth Elektronik |
| C20, C26 | 2 | 10uF | CAP, CERM, 10 uF, 50 V, +/- 10%, X7R, AEC-Q200 Grade 1, 1206 | CGA5L1X7R1H106K160AC | TDK |
| C39, C74 | 2 | 0.1uF | CAP, CERM, 0.1 uF, 50 V, +/- 10%, X7R, 0603 | C0603C104K5RACTU | Kemet |
| C40 | 1 | 0.47uF | CAP, CERM, 0.47 uF, 25 V, +/- 10%, X7R, 0603 | GRM188R71E474KA12D | MuRata |
| D1, D2 | 2 | 15V | Diode, TVS, Uni, 15 V, 24.4 Vc, 400 W, 16.4 A, SMA | SMAJ15A | Littelfuse |
| D3–D6 | 4 | Green | LED, Green, SMD | APT2012LZGCK | Kingbright |
| D7 | 1 | 3.6V | Diode, Zener, 3.6 V, 500 mW, SOD-123 | MMSZ4685T1G | ON Semiconductor |
| H1–H4 | 4 | | Hex Standoff Threaded #4-40 Aluminum 0.250" (6.35mm) 1/4" | 1891 | Keystone |
| H5–H8 | 4 | | MACHINE SCREW PAN PHILLIPS, 5/16", 4-40 | PMSSS 440 0031 PH | B&F Fastener Supply |
| H13, H14 | 2 | | Machine Screw Pan PHILLIPS M3 | RM3X4MM 2701 | APM HEXSEAL |
| H15, H16 | 2 | | ROUND STANDOFF M3 STEEL 5MM | 9774050360R | Würth Elektronik |
| J00–J05 | 6 | | SMA Straight Jack, Gold, 50 Ohm, TH | 901-144-8RFX | Amphenol RF |
| J1 | 1 | | Terminal Block, 3.5mm Pitch, 3x1, TH | ED555/3DS | On-Shore Technology |
| J2 | 1 | | Header(Shrouded), 19.7mil, 30x2, Gold, SMT | QTH-030-01-L-D-A | Samtec |
| J3 | 1 | | Header, 100mil, 16x2, Gold, TH | TSW-116-07-G-D | Samtec |
| J4 | 1 | | Header, 100mil, 10x2, Gold, TH | TSW-110-07-G-D | Samtec |
| J5 | 1 | | Header, 100mil, 3x2, Gold, TH | TSW-103-07-G-D | Samtec |

Table 7-1. Bill of Materials (BOM) (continued)

| DESIGNATOR | QTY | VALUE | DESCRIPTION | PART NUMBER | MANUFACTURER |
|--|-----|-------|---|------------------|-----------------------------|
| JP00–JP06 | 7 | | Header, 100mil, 3x1, Tin, TH | PEC03SAAN | Sullins Connector Solutions |
| R1, R2, R03, R4, R5, R13, R23, R25, R28, R33, R43, R53, R102 | 13 | 0 | RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603 | CRCW06030000Z0EA | Vishay-Dale |
| R01, R11, R21, R31, R41, R51 | 6 | 1.00k | RES, 1.00 k, 0.1%, 0.1 W, 0603 | RT0603BRB071KL | Yageo America |
| R3, R29 | 2 | 100k | RES, 100 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | CRCW0603100KFKEA | Vishay-Dale |
| R04, R14, R24, R34, R44, R54 | 6 | 24.9 | RES, 24.9, 1%, 0.1 W, 0603 | RC0603FR-0724R9L | Yageo |
| R6 | 1 | 93.1k | RES, 93.1 k, 1%, 0.1 W, 0603 | RC0603FR-0793K1L | Yageo |
| R7, R18, R19, R101 | 4 | 10.0k | RES, 10.0 k, 1%, 0.1 W, 0603 | RC0603FR-0710KL | Yageo |
| R8, R10, R16, R27, R36, R39 | 6 | 0 | RES, 0, 5%, 0.063 W, 0402 | RC0402JR-070RL | Yageo America |
| R20, R30 | 2 | 6.65k | RES, 6.65 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402 | CRCW04026K65FKED | Vishay-Dale |
| R35, R46, R71– R99 | 31 | 49.9 | RES, 49.9, 1%, 0.063 W, AEC-Q200 Grade 0, 0402 | CRCW040249R9FKED | Vishay-Dale |
| R47 | 1 | 0 | RES, 0, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | RMCF0603ZT0R00 | Stackpole Electronics Inc |
| R48 | 1 | 0.22 | RES, 0.22, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | ERJ-3RQFR22V | Panasonic |
| R49, R50, R55, R56, R57 | 5 | 100k | RES, 100 k, 1%, 0.0625 W, 0402 | RC0402FR-07100KL | Yageo America |
| S1 | 1 | | Switch, Slide, SPDT 100mA, SMT | CAS-120TA | Copal Electronics |
| SH-JP00–SH-JP06 | 7 | 1x2 | Shunt, 100mil, Flash Gold, Black | SPC02SYAN | Sullins Connector Solutions |
| TP2–TP23 | 22 | | Test Point, Miniature, Black, TH | 5001 | Keystone |
| U00–U05 | 6 | | 2.2 nV/rtHz, 18 MHz, Precision, RRO, Operational Amplifier, 4.5 to 36 V, -40 to 125 degC, 5-pin SOT23 (DBV5), Green (RoHS & no Sb/Br) | OPA209AIDBVR | Texas Instruments |
| U1, U5 | 2 | | 36V, 1A, 4.17µVRMS, RF Low-Dropout (LDO) Voltage Regulator, RGW0020A (VQFN-20) | TPS7A4700RGWR | Texas Instruments |
| U2 | 1 | | 16 Bit Analog to Digital Converter 6 Input 1 SAR 64-LQFP (10x10) | ADS8555SPMR | Texas Instruments |
| U3 | 1 | | I2C BUS EEPROM (2-Wire), TSSOP-B8 | BR24G32FVT-3AGE2 | Rohm |
| U4 | 1 | | Vin -3V to -36V, -200mA, Ultra-Low-Noise, High-PSRR, Low-Dropout (LDO) Linear Regulator, DRB0008A (VSON-8) | TPS7A3001DRBR | Texas Instruments |
| U6 | 1 | | 3 µVpp/V Noise, 3 ppm/°C Drift Precision Series Voltage Reference, DGK0008A (VSSOP-8) | REF5025AIDGKR | Texas Instruments |
| C02, C12, C22, C32, C42, C52 | 0 | 100pF | CAP, CERM, 100 pF, 50 V, +/-5%, C0G/NP0, 0603 | 885012006057 | Würth Elektronik |

Table 7-1. Bill of Materials (BOM) (continued)

| DESIGNATOR | QTY | VALUE | DESCRIPTION | PART NUMBER | MANUFACTURER |
|---------------------------------------|-----|-------|--|----------------|---------------|
| FID1, FID2, FID3 | 0 | | Fiducial mark. There is nothing to buy or mount. | N/A | N/A |
| R02, R12, R22, R32, R42, R52 | 0 | 1.00k | RES, 1.00 k, 0.1%, 0.1 W, 0603 | RT0603BRB071KL | Yageo America |
| R9, R15, R17, R26, R37, R38, R40, R45 | 0 | 0 | RES, 0, 5%, 0.063 W, 0402 | RC0402JR-070RL | Yageo America |
| TP1 | 0 | | Test Point, Miniature, Black, TH | 5001 | Keystone |

7.2 Board Layout

Figure 7-1 shows the PCB layout for the ADS8555EVM.




Figure 7-1. Board Layout

7.3 Schematics

Figure 7-2 shows a schematic for the amplifier drive section of the ADS8555EVM. The amplifier is by default a buffer and can be bypassed by using a jumper.




Figure 7-2. Amplifier Drive Schematic

Figure 7-3 shows the LDOs used to generate the AVDD, HVDD, and HVSS supplies.




Figure 7-3. LDO Schematic

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (November 2009) to Revision A (May 2021) Page

- Changed entire document because of substantial changes in EVM hardware and software..... 1
-

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
2. *Limited Warranty and Related Remedies/Disclaimers:*
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGRADATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないものご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿 6 丁目 2 4 番 1 号
西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page
電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page

3.4 European Union

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):*

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

-
- 4 *EVM Use Restrictions and Warnings:*
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 *Safety-Related Warnings and Restrictions:*
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
 5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
 6. *Disclaimers:*
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
 7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated