





TSM36A SLVSGX7A - JUNE 2022 - REVISED OCTOBER 2022

TSM36A Surge Protection Device in SOT-23 Package

1 Features

- Undirectional surge protection against 1.7 kV, 42 Ω IEC 61000-4-5 surge test for industrial signal lines
- Robust surge protection:
 - IEC61000-4-5 (8/20 μs): 41 A
- Low clamping voltage of 50 V at 25 A for 8/20 µs surge current protects downstream components
- 36 V working voltage for protecting signals on 24-V systems
- Low leakage current of 1 µA
- Low dynamic resistance of $0.5~\Omega$
- Integrated level 4 IEC 61000-4-2 ESD protection
- 30-kV ESD protection (IEC 61000-4-2)
- SOT-23 (DBZ) small, standard, common footprint
- Leaded package used for automatic optical inspection (AOI)

2 Applications

- Industrial sensors
- IO link
- PLC I/O modules
- 24-V power lines or digital input or output lines
- 4/20-mA loops
- **Appliances**
- Medical equipment
- Motor drivers

3 Description

The TSM36A is a part of TI's surge protection device family. The TSM36A robustly shunts up to 41 A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The device offers a solution to the common industrial signal line EMC requirement to survive up to 1.7 kV IEC 61000-4-5 open circuit voltage coupled through a 42 Ω impedance. The TSM36A clamps during a surge event, assuring system exposure below 50 V at I PP = 25 A.

Additionally, the TSM36A is available in a small leaded SOT-23 (DBZ) package which is reduced in size by approximately 50 percent compared to the industry standard SMA package. The extremely low device leakage and capacitance ensures a minimal effect on the protected line.

For more information on the other devices in the surge family, see the products at this *link*.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TSM36A	DBZ (SOT-23, 3)	2.92 mm × 1.30 mm

For all available packages, see the orderable addendum at the end of the data sheet.




Diagram shows two TSM36A unidirectional devices stacked in series with the anodes tied back-to-back to protect between the respective signals.

Industrial Sensors IO Link Application



Table of Contents

1 Features1	7.4 Device Functional Modes	. 7
2 Applications1	8 Application and Implementation	. 8
3 Description1	8.1 Application Information	. 8
4 Revision History2	8.2 Typical Application	
5 Pin Configuration and Functions3	9 Power Supply Recommendations	
6 Specifications4	10 Layout	10
6.1 Absolute Maximum Ratings4	10.1 Layout Guidelines1	
6.2 ESD Ratings—JEDEC Specification4	10.2 Layout Example1	
6.3 ESD Ratings—IEC Specification4	11 Device and Documentation Support	11
6.4 Recommended Operating Conditions4	11.1 Documentation Support	11
6.5 Thermal Information4	11.2 Receiving Notification of Documentation Updates	11
6.6 Electrical Characteristics5	11.3 Support Resources	11
6.7 Typical Characteristics6	11.4 Trademarks	11
7 Detailed Description7	11.5 Electrostatic Discharge Caution	11
7.1 Overview7	11.6 Glossary	11
7.2 Functional Block Diagram7	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description7	Information	11

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision * (June 2022) to Revision A (October 2022)	Page
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1



5 Pin Configuration and Functions




Figure 5-1. DBZ Package, 3-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

PIN	PIN		DESCRIPTION
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
IO 3		I/O	Surge and ESD protected IO
GND 1, 2 G			Connect to ground. To achieve the rated performance, it is required to connect pin 1 and 2 together on the PCB as close to the device as possible.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$ (unless otherwise noted) (1)

	Parameter	Device	MIN	MAX	UNIT
P _{pk_8_20}	IEC 61000-4-5 Power (t _p - 8/20 μs)	TSM36A		2000	W
I _{pp_8_20}	IEC 61000-4-5 Current (t _p - 8/20 μs)	TSM36A		41	Α
T _A	Operating free-air temperature		-55	150	°C
T _J	Junction temperature		-55	150	°C
T _{stg}	Storage temperature		-65	155	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings—JEDEC Specification

	Parameter								
V _(ESD) Ele		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001	± 2500	V					
		Charged device model (CDM), per JEDEC specification JS-002	± 1000	V					

6.3 ESD Ratings—IEC Specification

T_A = 25°C (unless otherwise noted)

	Parameter									
V		IEC 61000-4-2 Contact Discharge, all pins	±30000	\/						
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Air-gap Discharge, all pins	±30000	V						

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	Parameter	MIN	NOM MAX	UNIT
V _{IN}	Input voltage	0	36	V
T _A	Operating free-air temperature	-55	150	°C

6.5 Thermal Information

		TSM36A	
	THERMAL METRIC(1)	DBZ (SOT-23)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	204.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	96.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	39.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	39.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TSM36A



6.6 Electrical Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Device	MIN	TYP	MAX	UNIT	
V_{RWM}	Reverse stand-off voltage		TSM36A	0		36	V	
V_{BRF}	Forward breakdown voltage ⁽¹⁾	I _{IO} = -10 mA	TSM36A		0.8		V	
V_{BRR}	Reverse breakdown voltage ⁽¹⁾	I _{IO} = 10 mA	TSM36A	37.8		44.2	V	
	Clamping voltage ⁽²⁾	I_{PP} = 25A, t_p = 8/20 µs, from IO to GND	TSM36A	50		V		
V_{CLAMP}	Clamping voltage	I_{PP} = 40 A, t_p = 8/20 μ s, from IO to GND	TSM36A	57			v	
I _{LEAK}	Leakage current	V _{IO} = +36 V	TSM36A			1	μA	
R _{DYN}	Dynamic resistance	t _p = 8/20 μs, from IO to GND	TSM36A		0.5		Ω	
C _{IO-GND}	Line capacitance	V _{IO} = 0 V, f = 1 MHz, V _{p-p} = 30 mV	TSM36A		50	80	pF	

 V_{BRF} and V_{BRR} are defined as the voltage when ±10 mA is applied in the positive-going direction. Device stressed with 8/20 μ s exponential decay waveform according to IEC 61000-4-5.



6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

The TSM36A is a surge protection diode that clamps the voltage during a fault and protects downstream components from overvoltage events.

7.2 Functional Block Diagram



7.3 Feature Description

The TSM36A is a surge protection diode that handles 41 A of IEC 61000-4-5 8/20 µs surge current. The low clamping voltage protects downstream circuits from being stressed during a surge event. The TSM36A has minimal leakage current at the standoff voltage of 36 V, making it a good candidate for applications where low leakage is needed to reduce power dissipation. A 30-kV IEC 61000-4-2 rating makes it a robust protection solution for ESD events as well. The TSM36A has a wide ambient temperature range of –55°C to +150°C which enables it to work in applications requiring an extended temperature range. The small SOT-23 (DBZ) package enables it to save board area compared to other surge protection devices in a traditional SMA package. The leaded SOT-23 (DBZ) package enables automatic optical inspection during the assembly process.

7.4 Device Functional Modes

7.4.1 Protection Specifications

The TSM36A is specified according to both the IEC 61000-4-5 standard. The IEC 61000-4-5 standard requires protection against a pulse with a rise time of $8 \mu s$ and a half length of $20 \mu s$.

Additionally, the TSM36A is tested according to IEC 61000-4-5 to pass a ± 1.7 kV surge test through a 42- Ω coupling resistor and a 0.5 μ F capacitor, which is a common test requirement for industrial signal I/O lines. The TSM36A will serve as a protection solution for applications with that requirement.

The TSM36A integrates 30-kV IEC 61000-4-2 rated ESD protection, which ensures that the device can protect against both surge and ESD transient events.

For more information on TI's test method for surge and ESD testing, reference TI's IEC 61000-4-x Testing application note.

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TSM36A can be used to protect any power, analog, or digital signal from transient fault conditions caused by the environment or other electrical components.

8.2 Typical Application



A. Diagram shows two TSM36A unidirectional devices stacked in series with the anodes tied back-to-back to protect between the respective signals.

Figure 8-1. TSM36A Application Schematic

8.2.1 Design Requirements

In the previous example, the TSM36A is protecting an IO Link tranceiver that has a nominal voltage of 24 V and a maximum input voltage of 30 V. Most industrial interfaces such as this require protection against ± 1 kV surge test through a 42- Ω coupling resistor and a 0.5 μ F capacitor, equaling approximately 24 A of surge current. If a surge event caused by lightning, coupling, ringing, or any other fault condition occurs without any input protection, then this input voltage will rise to hundreds of volts in microseconds, which violates the absolute maximum input voltage and will harm the device. An ideal surge protection diode will maximize the useable voltage range while still clamping at a safe level for the system.

Submit Document Feedback

8.2.2 Detailed Design Procedure

If the TSM36A is protecting the device, then during a surge event the voltage will rise to the breakdown of the diode at 37.8 V (minimum), the TSM36A will turn on and shunt the surge current to ground. With the low dynamic resistance of the TSM36A, large amounts of surge current will have some impact on the clamping voltage. The dynamic resistance of the TSM36A is around 0.5 Ω , which means 24 A of surge current will cause a voltage rise of 24 A × 0.5 Ω = 12 V. Because the device turns on at 37.8 V (minimum), the IO Link transceiver input will be exposed to 37.8 V + 12 V = 49.8 V during surge pulses, which is well within the absolute maximum voltage of the IO Link transceiver input pins (L+, L-, and CQ) and will protect the circuit. The small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the SOT-23 package allows the device to be placed extremely close to the input connector, lowering the length of the fault current path through the system compared to larger protection solutions. Finally, the low leakage of the TSM36A will have low input power losses. The device will receive a maximum of 1 μ A leakage at 36 V for a constant power dissipation of 36 μ W; a small quantity that will minimally effect overall efficiency metrics and heating concerns.

8.2.3 Configuration Options

The TSM36A can either be used in an unidirectional or bidirectional configuration. For bidirectional operation, place two TSM36A devices in series with reverse orientation, which allows a working voltage of ±36 V. TSM36A bidirectional operation is similar to its unidirectional operation, but with a minor increase in breakdown voltage and clamping voltage.

9 Power Supply Recommendations

This is a passive TVS diode-based surge protection device; therefore, there is no requirement to power it. Ensure that the maximum voltage specifications for each pin are not violated.



10 Layout

10.1 Layout Guidelines

- For optimal performance, place the device as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- Pin 1 and 2 are not internally connected. To achieve the rated performance, it is required to connect Pin 1 and 2 together on the PCB as close to the device as possible and route the signal to ground. Also use a thick and short trace for this return path.

10.2 Layout Example

The following is a typical example of the layout routing for the TSM36A undirectional device.




Figure 10-1. Routing with DBZ Package

Product Folder Links: TSM36A

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, TI's IEC 61000-4-x Testing application note
- · Texas Instruments, ESD Layout Guide user's guide
- Texas Instruments, ESD Protection Diodes EVM user's guide
- Texas Instruments, Generic ESD Evaluation Module user's guide
- · Texas Instruments, Reading and Understanding an ESD Protection data sheet

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 18-Jan-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSM36ADBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2098	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width							
В0	Dimension designed to accommodate the component length							
K0	Dimension designed to accommodate the component thickness							
W	Overall width of the carrier tape							
P1	Pitch between successive cavity centers							

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSM36ADBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Nov-2022




*All dimensions are nominal

Г	Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TSM36ADBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated