

**Product Change Notification**  
 (Notification - P1608041-DIGI)  
(CST-R2-AJ094)  
**August 19, 2016**

**To:** *Our Valued Digi-Key, Inc. Customer*

**Overview:** The purpose of this notification is to communicate product change of select Renesas Electronics America, Inc. (REA) devices. These devices have suggested replacements.

Select SRAM products in TSOP packages are undergoing a Speed and Temperature grade unification. Grades "-5SR", "-7SI", "-7SR" are being unified to single grade "-5SI".

There are no changes to reliability and quality levels. The replacement device is has superior electrical specifications, and also have the following changes (see Appendix for detailed changes)...

1. Assembly and Final Test Site change from Renesas Semiconductor Beijing to Amkor Technology Malaysia (Assembly) & Powertech Technology Inc. (Final Test).
2. Lead Frame Material change from 42-Alloy to Cu.
3. Moisture Sensitivity Level change from MSL2 to MSL3.
4. Lead Plating Material change from Sn-Cu to Sn.
5. Change to Halogen Free molding compound.
6. Standardization of JEDEC trays and embossed tape.

**Affected Products:** A review of our records to your company indicate the attached list of products is affected by this notification.

Booking Part Number	Suggested Replacement Part Number
R1LP0408DSB-7SI#B0	R1LP0408DSB-5SI#B1
R1LP0408DSB-7SR#B0	R1LP0408DSB-5SI#B1
R1LP5256ESA-7SI#B0	R1LP5256ESA-5SI#B1
R1LP5256ESA-7SR#B0	R1LP5256ESA-5SI#B1
R1LV0108ESA-7SR#B0	R1LV0108ESA-5SI#B1
R1LV0108ESF-5SR#B0	R1LV0108ESF-5SI#B1
R1LV0216BSB-7SI#B0	R1LV0216BSB-5SI#B1
R1LV5256ESA-7SR#B0	R1LV5256ESA-5SI#B1

Part numbers given in this list are for active part numbers in REA database at the time of this notification.

**Key Dates:**

Samples of replacement device available.	<b>Nov. 1<sup>st</sup>, 2016</b>
Final last time buy (LTB) orders of original part number placed to REA or to a franchised REA distributor.	<b>Jun. 15<sup>th</sup>, 2017</b>
Planned date for last time shipment (LTS) of original part number from REA.	<b>Dec 15<sup>th</sup>, 2017</b>

**Response:** Please place last time buy (LTB) orders in a timely manner prior to the key dates listed to avoid product availability issues. If you anticipate volumes beyond your regular rate, please contact your REA sales representative with a forecast of your requirements. Shipments between the LTB and LTS dates are Non-Cancelable and Non-Returnable (NCNR).

You are encouraged to sample the suggested replacement device and begin qualification as soon as possible. Please contact you REA sales representative to obtain samples.

Please contact your REA sales representative for any questions or comments.

Thank you for your attention.

Sincerely,

Renesas Electronics America, Inc.

### Appendix A: Change Details

(1) 28pin-TSOP(I) 256Kb(5V) Part name : R1LP5256ESA

Item		Pre Change	Post Change
Orderable part name		R1LP5256ESA-5SI/-5SR/-7SI/-7SR#B0 (Tray packing)	R1LP5256ESA-5SI#B1 (Tray packing)
		R1LP5256ESA-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP5256ESA-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JETTA Package Code		P-TSOP(1)28-8x11.8-0.55	P-TSOP(1)28-8x11.8-0.55
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 11.8mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 11.8mm)
	Storage number	234pcs/tray	234pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(2) 28pin-TSOP(I) 256Kb(3V) Part name : R1LV5256ESA

Item		Pre Change	Post Change
Orderable part name		R1LV5256ESA-5SI/-5SR/-7SI/-7SR#B0 (Tray packing) R1LV5256ESA-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LV5256ESA-5SI#B1 (Tray packing) R1LV5256ESA-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)28-8x11.8-0.55	P-TSOP(1)28-8x11.8-0.55
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 11.8mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 11.8mm)
	Storage number	234pcs/tray	234pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(3) 32pin-TSOP(I) 1Mb(5V) Part name : R1LP0108ESF

Item	Pre Change	Post Change	
Orderable part name	R1LP0108ESF-5SI/-5SR/-7SI/-7SR#B0 (Tray packing) R1LP0108ESF-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP0108ESF-5SI#B1 (Tray packing) R1LP0108ESF-5SI#S1 (Tape & Reel packing)	
Assembly line	Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)	
Country of origin display	CHINA	MALAYSIA	
JEITA Package Code	P-TSOP(1)32-8x18.4-0.50	P-TSOP(1)32-8x18.4-0.50	
Package marking specification	<p>Country of origin (Back-End Line:Assembly)</p>	<p>Country of origin (Back-End Line:Assembly)</p>	
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-Included)	Epoxy resin (Halogen-free)
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)	
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 18.4mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 18.4mm)
	Storage number	156pcs/tray	156pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance	MSL 2	MSL 3	
Shipping label	Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)	

**Appendix A (cont.): Change Details**

(4) 32pin-TSOP(I) 1Mb(3V) Part name : R1LV0108ESF

Item		Pre Change	Post Change
Orderable part name		R1LV0108ESF-5SI/-5SR/-7SI/-7SR#B0 (Tray packing)	R1LV0108ESF-5SI#B1 (Tray packing)
		R1LV0108ESF-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LV0108ESF-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)32-8x18.4-0.50	P-TSOP(1)32-8x18.4-0.50
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 18.4mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 18.4mm)
	Storage number	156pcs/tray	156pcs/tray
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(5) 32pin-sTSOP 1Mb(5V) Part name : R1LP0108ESA

Item		Pre Change	Post Change
Orderable part name		R1LP0108ESA-5SI/-5SR/-7SI/-7SR#B0 (Tray packing) R1LP0108ESA-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP0108ESA-5SI#B1 (Tray packing) R1LP0108ESA-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)32-8x11.8-0.50	P-TSOP(1)32-8x11.8-0.50
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 11.8mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 11.8mm)
	Storage number	234pcs/tray	234pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(6) 32pin-sTSOP 1Mb(3V) Part name : R1LV0108ESA

Item		Pre Change	Post Change
Orderable part name		R1LV0108ESA-5SI/-5SR/-7SI/-7SR#B0 (Tray packing)	R1LV0108ESA-5SI#B1 (Tray packing)
		R1LV0108ESA-5SI/-5SR/-7SI/-7SR#50 (Tape & Reel packing)	R1LV0108ESA-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)32-8x11.8-0.50	P-TSOP(1)32-8x11.8-0.50
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 11.8mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 8mm x 11.8mm)
	Storage number	234pcs/tray	234pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(7) 32pin-sTSOP 2Mb(3V) x8 Part name : R1LV0208BSA

Item	Pre Change	Post Change
Orderable part name	R1LV0208BSA-5SI/-7SI#B0 (Tray packing) R1LV0208BSA-5SI/-7SI#S0 (Tape & Reel packing)	R1LV0208BSA-5SI#B1 (Tray packing) R1LV0208BSA-5SI#S1 (Tape & Reel packing)
Assembly line	Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display	CHINA	MALAYSIA
JEITA Package Code	P-TSOP(1)32-8x11.8-0.50	P-TSOP(1)32-8x11.8-0.50
Package marking specification		
Assembly Material	Lead frame material	42Alloy
	Lead plating	Sn-Cu
	Die bonding	Epoxy paste
	Wire bonding	Au
	Mold	Epoxy resin (Halogen-Included)
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 8mm x 11.8mm)
	Storage number	234pcs/tray
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm
Tape & Reel packing	Packing specification	Current specification
	Embossed tape	Current specification
	Storage number	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm
Moisture-proof performance	MSL 2	MSL 3
Shipping label	Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)



**Appendix A (cont.): Change Details**

(8) 32pin-TSOP(II) 4Mb(5V) Part name : R1LP0408DSB

Item		Pre Change	Post Change
Orderable part name		R1LP0408DSB-5SI/-5SR/-7SI/-7SR#B0 (Tray packing) R1LP0408DSB-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP0408DSB-5SI#B1 (Tray packing) R1LP0408DSB-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(2)32-10.16x20.95-1.27	P-TSOP(2)32-10.16x20.95-1.27
Package marking specification		<p>Index mark Country of origin (Back-End Line:Assembly)</p>	<p>Part name Electrical characteristics Date code Index mark: Country of origin (Back-End Line:Assembly)</p>
Assembly Material	Lead frame material	Cu	Cu
	Lead plating	Sn (pure tin)	Sn (pure tin)
	Die bonding	Epoxy paste	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-free)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP II package size: 10.16mm x 20.95mm)	JEDEC Tray without Renesas Logo (TSOP II package size: 10.16mm x 20.95mm)
	Storage number	117pcs/tray	117pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 3	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin)

**Appendix A (cont.): Change Details**

(9) 44pin-TSOP(II) 2Mb(3V) x16 Part name : R1LV0216BSB

Item	Pre Change	Post Change
Orderable part name	R1LV0216BSB-5SI/-7SI#B0 (Tray packing)	R1LV0216BSB-5SI#B1 (Tray packing)
	R1LV0216BSB-5SI/-7SI#S0 (Tape & Reel packing)	R1LV0216BSB-5SI#S1 (Tape & Reel packing)
Assembly line	Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display	CHINA	MALAYSIA
JEITA Package Code	P-TSOP(2)44-10.16x18.41-0.80	P-TSOP(2)44-10.16x18.41-0.80
Package marking specification		
Assembly Material	Lead frame material	Cu
	Lead plating	Sn (pure tin)
	Die bonding	Epoxy paste
	Wire bonding	Au
	Mold	Epoxy resin (Halogen-free)
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification
	Tray	JEDEC Tray with Renesas Logo (TSOP II package size: 10.16mm x 18.41mm)
	Storage number	135pcs/tray
	Laying direction of Ics on a tray (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side
	Number of trays (Max.)	8 trays + 1 tray (cover)
Tape & Reel packing	Inner box size (LxWxH)	330mm x 152mm x 75mm
	Packing specification	Current specification
	Embossed tape	Current specification
	Storage number	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm
Moisture-proof performance	MSL 3	MSL 3
Shipping label	Current specification	No change in format (Changes in orderable part name, country of origin)

**Appendix A (cont.): Change Details**

(10) 44pin-TSOP(II) 4Mb Fast 5V Part name : R1RP0416DSB

Item		Pre Change	Post Change
Orderable part name		R1RP0416DSB-0PI/-0PR/-2LR/-2PL/-2PR/-2SR#D0 (Tray packing)	R1RP0416DSB-0PI/-0PR/-2LR/-2PL/-2PR/-2SR#D1 (Tray packing)
		R1RP0416DSB-2LR/-2PR#S0 (Tape & Reel packing)	R1RP0416DSB-2LR/-2PR#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(2)44-10.16x18.41-0.80	P-TSOP(2)44-10.16x18.41-0.80
Package marking specification (No change in display of Electrical characteristics)			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy film	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP II package size: 10.16mm x 18.41mm)	JEDEC Tray without Renesas Logo (TSOP II package size: 10.16mm x 18.41mm)
	Storage number	135pcs/tray	135pcs/tray
	Laying direction of Ics on a tray	Direction from the bottom right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

### Appendix A (cont.): Change Details

(11) 44pin-TSOP(II) 4Mb Fast 3V Part name : R1RW0416DSB

Item		Pre Change	Post Change
Orderable part name		R1RW0416DSB-0P1/-0PR/-2LR/-2PL/-2PR/-2SR/-2UR#D0 (Tray packing) R1RW0416DSB-0P1/-0PR/-2PL/-2PR#50 (Tape & Reel packing)	R1RW0416DSB-0P1/-0PR/-2LR/-2PL/-2PR/-2SR/-2UR#D1 (Tray packing) R1RW0416DSB-0P1/-0PR/-2PL/-2PR#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(2)44-10.16x18.41-0.80	P-TSOP(2)44-10.16x18.41-0.80
Package marking specification (No change in display of Electrical characteristics)			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy film	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP II package size: 10.16mm x 18.41mm)	JEDEC Tray without Renesas Logo (TSOP II package size: 10.16mm x 18.41mm)
	Storage number	135pcs/tray	135pcs/tray
	Laying direction of Ics on a tray	Direction from the bottom right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(12) 48pin-TSOP(I) 16Mb 3V Part name : R1LV1616HSA

Item		Pre Change	Post Change
Orderable part name		R1LV1616HSA-4SI/-5SI#B0 (Tray packing) R1LV1616HSA-4SI/-5SI#S0 (Tape & Reel packing)	R1LV1616HSA-4SI/-5SI#B1 (Tray packing) R1LV1616HSA-4SI/-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)48-12x18.4-0.50	P-TSOP(1)48-12x18.4-0.50
Package marking specification (No change in display of Electrical characteristics)			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy film	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 12mm x 18.4mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 12mm x 18.4mm)
	Storage number	96pcs/tray	96pcs/tray
	Laying direction of Ics on a tray	Direction from the bottom right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
Inner box size (LxWxH)		330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

**Appendix A (cont.): Change Details**

(13) 48pin-TSOP(I) 32Mb 3V Part name : R1LV3216RSA

Item		Pre Change	Post Change
Orderable part name		R1LV3216RSA-5SI#B0 (Tray packing) R1LV3216RSA-5SI#S0 (Tape & Reel packing)	R1LV3216RSA-5SI#B1 (Tray packing) R1LV3216RSA-5SI#S1 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	Amkor Technology Malaysia (Malaysia)
Country of origin display		CHINA	MALAYSIA
JEITA Package Code		P-TSOP(1)48-12x18.4-0.50	P-TSOP(1)48-12x18.4-0.50
Package marking specification			
Assembly Material	Lead frame material	42Alloy	Cu
	Lead plating	Sn-Cu	Sn (pure tin)
	Die bonding	Epoxy film	Epoxy paste
	Wire bonding	Au	Au
	Mold	Epoxy resin (Halogen-Included)	Epoxy resin (Halogen-free)
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (TSOP I package size: 12mm x 18.4mm)	JEDEC Tray without Renesas Logo (TSOP I package size: 12mm x 18.4mm)
	Storage number	96pcs/tray	96pcs/tray
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	No change
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	New specification
	Storage number	1,000pcs/reel	1,000pcs/reel
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 2	MSL 3
Shipping label		Current specification	No change in format (Changes in orderable part name, country of origin and MSL display)

## Appendix B: Temperature Grade Unification

### (1) 28pin-TSOP(I), 32pin-TSOP(I)

Package Type	Memory Cap., Supply Voltage	bit	Pre Change			Post Change		
			Orderable Part Name	Access time	Operation temp.	Orderable Part Name	Access time	Operation temp.
28pin-TSOP(I)	256Kb 5V	x8	R1LP5256ESA-5SI#B0 R1LP5256ESA-5SI#S0	55ns	-40℃ ~85℃	R1LP5256ESA-5SI#B1 R1LP5256ESA-5SI#S1	55ns	-40℃ ~85℃
			R1LP5256ESA-5SR#B0 R1LP5256ESA-5SR#S0		-0℃ ~70℃			
			R1LP5256ESA-7SI#B0 R1LP5256ESA-7SI#S0	70ns	-40℃ ~85℃			
			R1LP5256ESA-7SR#B0 R1LP5256ESA-7SR#S0		0℃ ~70℃			
	256Kb 3V	x8	R1LV5256ESA-5SI#B0 R1LV5256ESA-5SI#S0	55ns	-40℃ ~85℃	R1LV5256ESA-5SI#B1 R1LV5256ESA-5SI#S1	55ns	-40℃ ~85℃
			R1LV5256ESA-5SR#B0 R1LV5256ESA-5SR#S0		-0℃ ~70℃			
			R1LV5256ESA-7SI#B0 R1LV5256ESA-7SI#S0	70ns	-40℃ ~85℃			
			R1LV5256ESA-7SR#B0 R1LV5256ESA-7SR#S0		0℃ ~70℃			
32pin-TSOP(I)	1Mb 5V	x8	R1LP0108ESF-5SI#B0 R1LP0108ESF-5SI#S0	55ns	-40℃ ~85℃	R1LP0108ESF-5SI#B1 R1LP0108ESF-5SI#S1	55ns	-40℃ ~85℃
			R1LP0108ESF-5SR#B0 R1LP0108ESF-5SR#S0		-0℃ ~70℃			
			R1LP0108ESF-7SI#B0 R1LP0108ESF-7SI#S0	70ns	-40℃ ~85℃			
			R1LP0108ESF-7SR#B0 R1LP0108ESF-7SR#S0		0℃ ~70℃			
	1Mb 3V	x8	R1LV0108ESF-5SI#B0 R1LV0108ESF-5SI#S0	55ns	-40℃ ~85℃	R1LV0108ESF-5SI#B1 R1LV0108ESF-5SI#S1	55ns	-40℃ ~85℃
			R1LV0108ESF-5SR#B0 R1LV0108ESF-5SR#S0		-0℃ ~70℃			
			R1LV0108ESF-7SI#B0 R1LV0108ESF-7SI#S0	70ns	-40℃ ~85℃			
			R1LV0108ESF-7SR#B0 R1LV0108ESF-7SR#S0		0℃ ~70℃			

● #B0: Tray packing, #S0: Tape & Reel packing. #B1: Tray packing, #S1: Tape & Reel packing.

**Appendix B (cont.): Temperature Grade Unification**  
 (2) 32pin-sTSOP, 32pin-TSOP(II), 44pin-TSOP(II)

Package Type	Memory Cap., Supply Voltage	bit	Pre Change			Post Change		
			Orderable Part Name	Access time	Operation temp.	Orderable Part Name	Access time	Operation temp.
32pin-sTSOP	1Mb 5V	x8	R1LP0108ESA-5SI#B0	55ns	-40°C	R1LP0108ESA-5SI#B1 R1LP0108ESA-5SI#S1	55ns	-40°C ~85°C
			R1LP0108ESA-5SI#S0		~85°C			
			R1LP0108ESA-5SR#B0	70ns	-0°C			
			R1LP0108ESA-5SR#S0		~70°C			
			R1LP0108ESA-7SI#B0	70ns	-40°C			
			R1LP0108ESA-7SI#S0		~85°C			
	R1LP0108ESA-7SR#B0	70ns	0°C					
	R1LP0108ESA-7SR#S0		~70°C					
	1Mb 3V	x8	R1LV0108ESA-5SI#B0	55ns	-40°C	R1LV0108ESA-5SI#B1 R1LV0108ESA-5SI#S1	55ns	-40°C ~85°C
			R1LV0108ESA-5SI#S0		~85°C			
			R1LV0108ESA-5SR#B0	70ns	-0°C			
			R1LV0108ESA-5SR#S0		~70°C			
R1LV0108ESA-7SI#B0			70ns	-40°C				
R1LV0108ESA-7SI#S0				~85°C				
R1LV0108ESA-7SR#B0	70ns	0°C						
R1LV0108ESA-7SR#S0		~70°C						
2Mb 3V	x8	R1LV0208BSA-5SI#B0	55ns	-40°C	R1LV0208BSA-5SI#B1 R1LV0208BSA-5SI#S1	55ns	-40°C ~85°C	
		R1LV0208BSA-5SI#S0		~85°C				
		R1LV0208BSA-7SI#B0	70ns	-40°C				
		R1LV0208BSA-7SI#S0		~85°C				
32pin-TSOP(II)	4Mb 5V	x8	R1LP0408DSB-5SI#B0	55ns	-40°C	R1LP0408DSB-5SI#B1 R1LP0408DSB-5SI#S1	55ns	-40°C ~85°C
			R1LP0408DSB-5SI#S0		~85°C			
			R1LP0408DSB-5SR#B0	70ns	-0°C			
			R1LP0408DSB-5SR#S0		~70°C			
			R1LP0408DSB-7SI#B0	70ns	-40°C			
			R1LP0408DSB-7SI#S0		~85°C			
			R1LP0408DSB-7SR#B0	70ns	0°C			
			R1LP0408DSB-7SR#S0		~70°C			
44pin-TSOP(II)	2Mb 3V	x16	R1LV0216BSB-5SI#B0	55ns	-40°C	R1LV0216BSB-5SI#B1 R1LV0216BSB-5SI#S1	55ns	-40°C ~85°C
			R1LV0216BSB-5SI#S0		~85°C			
			R1LV0216BSB-7SI#B0	70ns	-40°C			
			R1LV0216BSB-7SI#S0		~85°C			

● #B0: Tray packing, #S0: Tape & Reel packing. #B1: Tray packing, #S1: Tape & Reel packing.



## Appendix C: Electrical Characteristics

### (1)-a. Electrical characteristics (DC) : 256Kb(5V) R1LP5256ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP5256ESA-5SI, -5SR, -7SI, -7SR#B0	R1LP5256ESA-5SI#B1
	R1LP5256ESA-5SI, -5SR, -7SI, -7SR#S0	R1LP5256ESA-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	35mA(max.) / 25mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	4mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	3mA(max.)		ISB(TTL)	←	
		ISB1(MOS)	~25°C		2uA(max.) / 0.6uA(typ.)	ISB1(MOS)
	~40°C		3uA(max.)	~40°C	←	
	~70°C		8uA(max.)	~70°C	←	
	~85°C (for 5SI, 7SI)		10uA(max.)	~85°C	←	
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2mA	0.4V(max.)	VOL	IOL=2mA	←

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	6pF(max.)	C in	←
Input/Output capacitance	C I/O	8pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	←	
		~40°C		2uA(max.) / 0.6uA(typ.)	~40°C	←
		~70°C		3uA(max.)	~70°C	←
		~85°C		8uA(max.)	~85°C	←
		10uA(max.)				
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←		
Operation recovery time	tR	5ms(min.)	tR	←		

## Appendix C (cont.): Electrical Characteristics

### (1)-b. Electrical characteristics (AC) : 256Kb(5V) R1LP5256ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP5256ESA-5SI, -5SR, -7SI, -7SR#B0	R1LP5256ESA-5SI#B1
	R1LP5256ESA-5SI, -5SR, -7SI, -7SR#S0	R1LP5256ESA-5SI#S1

#### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS	5SI, 5SR	55ns(max.)	tACS	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	10ns(min.)	tOH	←
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ	5SI, 5SR	5ns(min.)	tCLZ	←
		7SI, 7SR	5ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

##### Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Write pulse width	tWP	5SI, 5SR	40ns(min.)	tWP	40ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

## Appendix C (cont.): Electrical Characteristics

### (2)-a. Electrical characteristics (DC) : 256Kb(3V) R1LV5256ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV5256ESA-5SI, -5SR, -7SI, -7SR#B0	R1LV5256ESA-5SI#B1
	R1LV5256ESA-5SI, -5SR, -7SI, -7SR#S0	R1LV5256ESA-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.0V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.6V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	25mA(max.) / 14mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.33mA(max.)	ISB(TTL)	←		
	ISB1(MOS)	~25°C	2uA(max.) / 0.6uA(typ.)	ISB1(MOS)	~25°C	←
		~40°C	3uA(max.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
~85°C (for 5SI, 7SI)		10uA(max.)	~85°C		←	
Output high voltage	VOH	IOH=-0.5mA	VOH	IOH=-0.5mA	←	
	VOH2	IOH=-0.05mA	VOH2	IOH=-0.05mA	←	
Output low voltage	VOL	IOL=1mA	VOL	IOL=1mA	←	

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	6pF(max.)	C in	←
Input/Output capacitance	C I/O	8pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change	
Vcc for data retention	VDR	2.0V(min.)	VDR	←	
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	←
		~40°C		~40°C	←
		~70°C		~70°C	←
		~85°C (for 5SI, 7SI)		~85°C	←
		2uA(max.) / 0.6uA(typ.)			
		3uA(max.)			
		8uA(max.)			
		10uA(max.)			
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←	
Operation recovery time	tR	5ms(min.)	tR	←	

## Appendix C (cont.): Electrical Characteristics

### (2)-b. Electrical characteristics (AC) : 256Kb(3V) R1LV5256ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV5256ESA-5SI, -5SR, -7SI, -7SR#B0	R1LV5256ESA-5SI#B1
	R1LV5256ESA-5SI, -5SR, -7SI, -7SR#S0	R1LV5256ESA-5SI#S1

#### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS	5SI, 5SR	55ns(max.)	tACS	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	10ns(min.)	tOH	←
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ	5SI, 5SR	5ns(min.)	tCLZ	←
		7SI, 7SR	5ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

##### Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Write pulse width	tWP	5SI, 5SR	40ns(min.)	tWP	40ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

## Appendix C (cont.): Electrical Characteristics

### (3)-a. Electrical characteristics (DC) : 1Mb(5V) R1LP0108ESF, R1LP0108ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP0108ESF-5SI, -5SR, -7SI, -7SR#B0	R1LP0108ESF-5SI#B1
	R1LP0108ESF-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESF-5SI#S1
	R1LP0108ESA-5SI, -5SR, -7SI, -7SR#B0	R1LP0108ESA-5SI#B1
	R1LP0108ESA-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESA-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	35mA(max.) / 25mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	3mA(max.)		ISB(TTL)	←	
		ISB1(MOS)	~25°C		2uA(max.) / 0.6uA(typ.)	ISB1(MOS)
	~40°C		3uA(max.)	~40°C	←	
	~70°C		8uA(max.)	~70°C	←	
	~85°C (for 5SI, 7SI)		10uA(max.)	~85°C	←	
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2mA	0.4V(max.)	VOL	IOL=2mA	←

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)		VDR	←	
Data retention current	IccDR(Vcc=3.0V)	~25°C	2uA(max.) / 0.6uA(typ.)	IccDR(Vcc=3.0V)	~25°C	←
		~40°C	3uA(max.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C (for 5SI, 7SI)	10uA(max.)		~85°C	←
Chip deselect time to data retention	tCDR	0ns(min.)		tCDR	←	
Operation recovery time	tR	5ms(min.)		tR	←	

## Appendix C (cont.): Electrical Characteristics

### (3)-b. Electrical characteristics (AC) : 1Mb(5V) R1LP0108ESF, R1LP0108ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP0108ESF-5SI, -5SR, -7SI, -7SR#B0	R1LP0108ESF-5SI#B1
	R1LP0108ESF-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESF-5SI#S1
	R1LP0108ESA-5SI, -5SR, -7SI, -7SR#B0	R1LP0108ESA-5SI#B1
	R1LP0108ESA-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESA-5SI#S1

#### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS1 / tACS2	5SI, 5SR	55ns(max.)	tACS1 / tACS2	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	5ns(min.)	tOH	5ns(min.)
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ1 / tCLZ2	5SI, 5SR	5ns(min.)	tCLZ1 / tCLZ2	5ns(min.)
		7SI, 7SR	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ1 / tCHZ2	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ1 / tCHZ2	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

##### Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Write pulse width	tWP	5SI, 5SR	45ns(min.)	tWP	45ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

## Appendix C (cont.): Electrical Characteristics

### (4)-a. Electrical characteristics (DC) : 1Mb(3V) R1LV0108ESF, R1LV0108ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV0108ESF-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESF-5SI#B1
	R1LV0108ESF-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESF-5SI#S1
	R1LV0108ESA-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESA-5SI#B1
	R1LV0108ESA-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESA-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.0V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.6V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change	
Operating Current	Icc1(TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	Icc1(TTL, Min.Cycle)	←	
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←	
Standby current	ISB(TTL)	0.33mA(max.)	ISB(TTL)	←	
	ISB1(MOS)	~25°C	ISB1(MOS)	~25°C	
		2uA(max.) / 0.6uA(typ.)		←	
		~40°C		3uA(max.)	←
		~70°C		8uA(max.)	←
~85°C (for 5SI, 7SI)	10uA(max.)	~85°C	←		
Output high voltage	VOH	IOH=-0.5mA	VOH	IOH=-0.5mA	
	VOH2	IOH=-0.05mA	VOH2	IOH=-0.05mA	
Output low voltage	VOL	IOL=2mA	VOL	IOL=2mA	

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change	
Vcc for data retention	VDR	2.0V(min.)	VDR	←	
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	
		2uA(max.) / 0.6uA(typ.)		←	
		~40°C		3uA(max.)	←
		~70°C		8uA(max.)	←
		~85°C (for 5SI, 7SI)		10uA(max.)	~85°C
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←	
Operation recovery time	tR	5ms(min.)	tR	←	

## Appendix C (cont.): Electrical Characteristics

### (4)-b. Electrical characteristics (AC) : 1Mb(3V) R1LV0108ESF, R1LV0108ESA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV0108ESF-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESF-5SI#B1
	R1LV0108ESF-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESF-5SI#S1
	R1LV0108ESA-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESA-5SI#B1
	R1LV0108ESA-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESA-5SI#S1

#### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS1 / tACS2	5SI, 5SR	55ns(max.)	tACS1 / tACS2	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	5ns(min.)	tOH	5ns(min.)
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ1 / tCLZ2	5SI, 5SR	5ns(min.)	tCLZ1 / tCLZ2	5ns(min.)
		7SI, 7SR	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ1 / tCHZ2	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ1 / tCHZ2	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

##### Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Write pulse width	tWP	5SI, 5SR	45ns(min.)	tWP	45ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		



## Appendix C (cont.): Electrical Characteristics

### (5)-a. Electrical characteristics (DC) : 2Mb(3V) x8 R1LV0208BSA

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV0208BSA-5SI, -7SI#B0	R1LV0208BSA-5SI#B1
	R1LV0208BSA-5SI, -7SI#S0	R1LV0208BSA-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	-40°C to 85°C	Ta	←
Input high voltage	VIH	2.0V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.6V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.33mA(max.)		ISB(TTL)	←	
		~25°C	2uA(max.) / 1uA(typ.)		~25°C	←
	ISB1(MOS)	~40°C	3uA(max.)	ISB1(MOS)	~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C	10uA(max.)		~85°C	←
Output high voltage	VOH	IOH=-0.5mA	2.4V(min.)	VOH	IOH=-0.5mA	←
	VOH2	IOH=-0.05mA	Vcc-0.5V(min.)	VOH2	IOH=-0.05mA	←
Output low voltage	VOL	IOL=2mA	0.4V(max.)	VOL	IOL=2mA	←

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	2uA(max.) / 1uA(typ.)	IccDR(Vcc=3.0V)	~25°C	←
		~40°C	3uA(max.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C	10uA(max.)		~85°C	←
		Chip deselect time to data retention	tCDR		0ns(min.)	tCDR
Operation recovery time	tR	5ms(min.)	tR	←		

### Appendix C (cont.): Electrical Characteristics

(5)-b. Electrical characteristics (AC) : 2Mb(3V) x8 R1LV0208BSA

Products

Item	Pre Change	Post Change
Orderable part name	R1LV0208BSA-5SI, -7SI#B0	R1LV0208BSA-5SI#B1
	R1LV0208BSA-5SI, -7SI#S0	R1LV0208BSA-5SI#S1

AC characteristics

Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI	7SI		
Read cycle time	tRC	5SI	55ns(min.)	tRC	55ns(min.)
		7SI	70ns(min.)		
Address access time	tAA	5SI	55ns(max.)	tAA	55ns(max.)
		7SI	70ns(max.)		
Chip select access time	tACS1 / tACS2	5SI	55ns(max.)	tACS1 / tACS2	55ns(max.)
		7SI	70ns(max.)		
Output enable to output valid	tOE	5SI	30ns(max.)	tOE	30ns(max.)
		7SI	35ns(max.)		
Output hold from address change	tOH	5SI	10ns(min.)	tOH	←
		7SI	10ns(min.)		
Chip select to output in low-Z	tCLZ1 / tCLZ2	5SI	10ns(min.)	tCLZ1 / tCLZ2	←
		7SI	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI	5ns(min.)	tOLZ	←
		7SI	5ns(min.)		
Chip deselect to output in high-Z	tCHZ1 / tCHZ2	5SI	0ns(min.) / 20ns(max.)	tCHZ1 / tCHZ2	0ns(min.) / 20ns(max.)
		7SI	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI	0ns(min.) / 25ns(max.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI	7SI		
Write cycle time	tWC	5SI	55ns(min.)	tWC	55ns(min.)
		7SI	70ns(min.)		
Address valid to end of write	tAW	5SI	50ns(min.)	tAW	50ns(min.)
		7SI	55ns(min.)		
Chip select to end of write	tCW	5SI	50ns(min.)	tCW	50ns(min.)
		7SI	55ns(min.)		
Write pulse width	tWP	5SI	45ns(min.)	tWP	45ns(min.)
		7SI	50ns(min.)		
Address setup time	tAS	5SI	0ns(min.)	tAS	←
		7SI	0ns(min.)		
Write recovery time	tWR	5SI	0ns(min.)	tWR	←
		7SI	0ns(min.)		
Data to write time overlap	tDW	5SI	25ns(min.)	tDW	25ns(min.)
		7SI	30ns(min.)		
Data hold from write time	tDH	5SI	0ns(min.)	tDH	←
		7SI	0ns(min.)		
Output enable from end of write	tOW	5SI	5ns(min.)	tOW	←
		7SI	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI	0ns(min.) / 25ns(max.)		

## Appendix C (cont.): Electrical Characteristics

### (6)-a. Electrical characteristics (DC) : 4Mb(5V) x8 R1LP0408DSB

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP0408DSB-5SI, -5SR, -7SI, -7SR#B0	R1LP0408DSB-5SI#B1
	R1LP0408DSB-5SI, -5SR, -7SI, -7SR#S0	R1LP0408DSB-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	0°C to 70°C	Ta
		5SI, 7SI	-40°C to 85°C	
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc(TTL)	10mA(max.) / 5mA(typ.)	Icc(TTL)	←		
	Icc1(TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 3mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.5mA(max.) / 0.1mA(typ.)	ISB(TTL)	←		
	ISB1(MOS)	~25°C	2.5uA(max.) / 0.8uA(typ.)	ISB1(MOS)	~25°C	←
		~40°C	3uA(max.) / 1uA(typ.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C (for 5SI, 7SI)	10uA(max.)		~85°C	←
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2.1mA	0.4V(max.)	VOL	IOL=2.1mA	←

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	2.5uA(max.) / 0.8uA(typ.)	IccDR(Vcc=3.0V)	~25°C	←
		~40°C	3uA(max.) / 1uA(typ.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C (for 5SI, 7SI)	10uA(max.)		~85°C	←
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←		
Operation recovery time	tR	5ms(min.)	tR	←		

## Appendix C (cont.): Electrical Characteristics

### (6)-b. Electrical characteristics (AC) : 4Mb(5V) x8 R1LP0408DSB

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LP0408DSB-5SI, -5SR, -7SI, -7SR#B0	R1LP0408DSB-5SI#B1
	R1LP0408DSB-5SI, -5SR, -7SI, -7SR#S0	R1LP0408DSB-5SI#S1

#### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS	5SI, 5SR	55ns(max.)	tACS	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	25ns(max.)	tOE	25ns(max.)
		7SI, 7SR	35ns(max.)		
Chip select to output in low-Z	tCLZ	5SI, 5SR	10ns(min.)	tCLZ	←
		7SI, 7SR	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output hold from address change	tOH	5SI, 5SR	10ns(min.)	tOH	←
		7SI, 7SR	10ns(min.)		

##### Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	60ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	60ns(min.)		
Write pulse width	tWP	5SI, 5SR	40ns(min.)	tWP	40ns(min.)
		7SI, 7SR	50ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

## Appendix C (cont.): Electrical Characteristics

### (7)-a. Electrical characteristics (DC) : 2Mb(3V) x16 R1LV0216BSB

#### Products

Item	Pre Change	Post Change
Orderable part name	R1LV0216BSB-5SI, -7SI#B0 R1LV0216BSB-5SI, -7SI#S0	R1LV0216BSB-5SI#B1 R1LV0216BSB-5SI#S1

#### DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	-40°C to 85°C	Ta	←
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.6V(max.)	VIL	←

#### DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.5mA(max.)	ISB(TTL)	←		
	ISB1(MOS)	~25°C	2uA(max.) / 1uA(typ.)	ISB1(MOS)	~25°C	←
		~40°C	3uA(max.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C	10uA(max.)		~85°C	←
Output high voltage	VOH	IOH=-0.5mA 2.4V(min.)	VOH	IOH=-0.5mA ←		
	VOH2	IOH=-0.05mA Vcc-0.5V(min.)	VOH2	IOH=-0.05mA ←		
Output low voltage	VOL	IOL=2mA 0.4V(max.)	VOL	IOL=2mA ←		

#### Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

#### Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	2uA(max.) / 1uA(typ.)	IccDR(Vcc=3.0V)	~25°C	←
		~40°C	3uA(max.)		~40°C	←
		~70°C	8uA(max.)		~70°C	←
		~85°C	10uA(max.)		~85°C	←
		Chip deselect time to data retention	tCDR		0ns(min.)	tCDR
Operation recovery time	tR	5ms(min.)	tR	←		

### Appendix C (cont.): Electrical Characteristics

#### (7)-b. Electrical characteristics (AC) : 2Mb(3V) x16 R1LV0216BSB

##### Products

Item	Pre Change	Post Change
Orderable part name	R1LV0216BSB-5SI, -7SI#B0	R1LV0216BSB-5SI#B1
	R1LV0216BSB-5SI, -7SI#S0	R1LV0216BSB-5SI#S1

##### AC characteristics

##### Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI	55ns(min.)		
Read cycle time	tRC	7SI	70ns(min.)	tRC	55ns(min.)
		5SI	55ns(max.)		
Address access time	tAA	7SI	70ns(max.)	tAA	55ns(max.)
		5SI	55ns(max.)		
Chip select access time	tACS	7SI	70ns(max.)	tACS	55ns(max.)
		5SI	55ns(max.)		
Output enable to output valid	tOE	7SI	35ns(max.)	tOE	30ns(max.)
		5SI	30ns(max.)		
Output hold from address change	tOH	7SI	10ns(min.)	tOH	←
		5SI	10ns(min.)		
LB#,UB# access time	tBA	7SI	70ns(max.)	tBA	55ns(max.)
		5SI	55ns(max.)		
Chip select to output in low-Z	tCLZ	7SI	10ns(min.)	tCLZ	←
		5SI	10ns(min.)		
LB#,UB# enable to low-Z	tBLZ	7SI	10ns(min.)	tBLZ	←
		5SI	10ns(min.)		
Output enable to output in low-Z	tOLZ	7SI	5ns(min.)	tOLZ	←
		5SI	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	7SI	0ns(min.) / 25ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		5SI	0ns(min.) / 20ns(max.)		
LB#,UB# disable to high-Z	tBHZ	7SI	0ns(min.) / 25ns(max.)	tBHZ	0ns(min.) / 20ns(max.)
		5SI	0ns(min.) / 20ns(max.)		
Output disable to output in high-Z	tOHZ	7SI	0ns(min.) / 25ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		5SI	0ns(min.) / 20ns(max.)		

##### Write Cycle


Item	Symbol	Pre Change		Symbol	Post Change
		5SI	55ns(min.)		
Write cycle time	tWC	7SI	70ns(min.)	tWC	55ns(min.)
		5SI	50ns(min.)		
Address valid to end of write	tAW	7SI	55ns(min.)	tAW	50ns(min.)
		5SI	50ns(min.)		
Chip select to end of write	tCW	7SI	55ns(min.)	tCW	50ns(min.)
		5SI	50ns(min.)		
Write pulse width	tWP	7SI	50ns(min.)	tWP	45ns(min.)
		5SI	45ns(min.)		
LB#,UB# valid to end of write	tBW	7SI	55ns(min.)	tBW	50ns(min.)
		5SI	50ns(min.)		
Address setup time	tAS	7SI	0ns(min.)	tAS	←
		5SI	0ns(min.)		
Write recovery time	tWR	7SI	0ns(min.)	tWR	←
		5SI	0ns(min.)		
Data to write time overlap	tDW	7SI	30ns(min.)	tDW	25ns(min.)
		5SI	25ns(min.)		
Data hold from write time	tDH	7SI	0ns(min.)	tDH	←
		5SI	0ns(min.)		
Output enable from end of write	tOW	7SI	5ns(min.)	tOW	←
		5SI	5ns(min.)		
Output disable to output in high-Z	tOHZ	7SI	0ns(min.) / 25ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		5SI	0ns(min.) / 20ns(max.)		
Write to output in high-Z	tWHZ	7SI	0ns(min.) / 25ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		5SI	0ns(min.) / 20ns(max.)		

## Appendix D: JEDEC Tray and Tape & Reel Unification Details

### (1) Change the specification of the JEDEC tray

- The package seat position in tray pocket is to be changed (see below).
- No change in outline dimensions and pocket pitch for JEDEC tray.

	Package type	Pre Change		Post Change	
		Tray type name	PKG seat position (mm)	Tray type name	PKG seat position (mm)
JEDEC tray	28pin-TSOP(I), 32pin-sTSOP	L196-10	2.0	EA50813	1.85
	32pin-TSOP(I)	L196-20	2.1	EA50820	1.5
	32pin-TSOP(II)	L196-93	2.0	EA80817	2.0
	44pin-TSOP(II)	L196-92	2.0	EA80815	2.0
	48pin-TSOP(I)	L196-126	2.0	EA51220	1.5



Cross section of tray pocket

### (2) Laying direction of ICs on a tray

- Regarding R1RP0416DSB, R1RW0416DSB and R1LV1616HSA, laying direction of ICs on a tray is to be changed (see below).
- No change in other products, because the direction is already same as the "Post Change" as shown below.


	Pre Change	Post Change
Laying direction of ICs on a tray		
Orderable part name	R1RP0416DSB-xxx #D0 R1RW0416DSB-xxx #D0 R1LV1616HSA-xxx #B0	R1RP0416DSB-xxx #D1 R1RW0416DSB-xxx #D1 R1LV1616HSA-xxx #B1

**Appendix D (cont.): JEDEC Tray and Tape & Reel Unification Details**

**(3) Change the specification of the Tape & Reel**

- The package seat position in taping pocket is to be changed (see below).
- No change in width and pitch of embossed carrier tape.
- No change in reel diameter.

	Package type	Pre Change		Post Change	
		Emboss type name	PKG seat position (mm)	Emboss type name	PKG seat position (mm)
Embossed carrier tape	28pin-TSOP(I), 32pin-sTSOP	MTE2412H-28P2C-A	1.3	TSOP28	1.4
	32pin-TSOP(I)	MTE3212H-32P3H-A	1.25	TSOP32-1	1.4
	32pin-TSOP(II)	MTE3216H-50P3W	1.2	TSOP32-6	1.3
	44pin-TSOP(II)	MTE3216H-28P3Y	1.2	TSOP44-3	1.3
	48pin-TSOP(I)	TE3216-16P	1.2	TSOP48-3	1.2



Cross section of taping pocket