

Informational PCN

Data Sheet Update:

WM8233 version 4.8

Dear Customer,

This notification is to advise you of the following change.

With immediate effect, the data sheet for WM8233 has been updated to reflect a change of supported operating frequencies (MCLK, Sample Rates).

Special Note:

This document supersedes any prior communication regarding WM8233 version 4.8.

If you have any questions, please contact your Sales Representative.

Sincerely,

Quality Systems Administrator Cirrus Logic Corporate Quality Phone: +1(512) 851-4000

Rev. 09062017A



Products Affected:

The devices listed on this page are the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

Technical details of this Process / Product Change follow on the next page(s).

Title) :	Data Sheet Up	date:	WM8233 v	ersion 4.8				
Cus	tomer Contact:	Local Field Sales	Rep	resentative	Phone: (512) 851-40	000	Dept:	Corp	orate Quality
Proposed 1 st Ship Date:		NA	Estimated Sample Availability				Date: NA		
Cha	nge Type:								
	Assembly Site			Assembly F	Process		Assemb	oly Mat	erials
	Wafer Fab Site			Wafer Fab	Process		Wafer F	ab Ma	iterials
	Wafer Bump Site			Wafer Bum	p Process		Wafer B	Bump N	/laterial
	Test Site			Test Proce	SS		Design		
	Electrical Specifica	ation		Mechanica	Specification		Part Nu	mber	
	Packing/Shipping/	Labeling	Χ	Other					
Con	nments:	Data Sheet Upda	ate						

PCN Details

Description of Change:

The supported operating frequencies (MCLK, Sample Rates) updated.

Data Sheet Reference:

WM8233: https://www.cirrus.com/products/wm8233/

WM8233 from version 4.7 to version 4.8

	Before	After
Feature (page 1)	210 MSPS conversion rate	135 MSPS conversion rate
	 2. LVDS/CMOS output option – LVDS 5pair 490 MHz 35-bit data – CMOS 90 MHz output maximum 	 2. LVDS/CMOS output option – LVDS 5-pair 315 MHz 35-bit data – CMOS 90 MHz output maximum
	3. Complete on chip clock generator. MCLK 5MHz to 35MHz	3. Complete on chip clock generator. MCLK 5 - 22.5 MHz

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000



Electrical Characteristics	Test condition with:	Test condition with:
(page 8-10, 15)	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,
	$T_A = 25^{\circ}$ C, MCLK= 35MHz unless otherwise stated.	T _A = 25°C, MCLK= 22.5MHz unless otherwise stated.
OUTPUT DATA TIMING	Test condition with:	Test condition with:
(CMOS OUTPUT) (page 16)	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,
(page 10)	T _A = 25°C, MCLK= 35MHz unless otherwise stated.	T _A = 25°C, MCLK= 15MHz unless otherwise stated.
	<u> </u>	



Register PLL DLL SETUP (page 23)

Before

PLL DLL SETUP

VMM8233 is supporting wide range of input frequency, PLL_EXDIV_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] must be configured by MCLK clock rate and data output format.

Note that after PLL and DLL configuration, the device must be reset as the following step.

- R03[1:0]=11 (PDMD=1, PD=1)
- Delay 1ms
- R03[1:0]=00 (Normal operation)

Also, several LVDS operation mode is required to change internal LDO configuration to perform LVDS clocking properly. The following register need to set to change the LDO configuration.

- R1B0h=1
- R1B4h=12h

	I	I	23.4	21.1	20.0	17.5	15.0	12.5	12.0	8.33	7.5	6.0	5.0
		MCLK Clock rate	~	~	~	~	~	~	~	~	~	~	~
	Max sample rate	[MHz]	35.0	23.3	21.0	19.99	17.49	14.99	12.49	11.99	8.32	7.49	5.99
CMOS 10 bit		PLL_EXDIV_SEL[2:0]					000	000	000	001	001	001	001
		LVDLGAIN[1:0]			$\overline{}$		\backslash						
	15MHz	DLSAIN[1:0]			$\overline{}$		01	10	10	10	10	10	10
		LDO setting			$\overline{}$								
LVDS 5 pair 10bit		PLL_EXDIV_SEL[2:0]	001	001	001	001	001	001	010	010	010	011	011
· ·	551411-	LVDLGAIN[1:0]	00	00	00	01	01	01	01	01	01	10	10
	35MHz	DLSAIN[1:0]	01	01	01	01	01	10	10	10	10	10	10
		LDO setting	12h	12h	12h		\backslash	\setminus	\setminus	\setminus	\backslash	\setminus	
LVDS 5 pair 16bit		PLL_EXDIV_SEL[2:0]		001	001	001	001	001	001	001	010	010	010
	23.3MHz	LVDLGAIN[1:0]		00	00	00	00	01	01	01	01	01	01
	25.5MH2	DL5AIN[1:0]		01	01	01	01	10	10	10	10	10	10
		LDO setting		12h	12h	12h	12h	\setminus	\setminus	\setminus	\setminus	\setminus	
LV DS Bpair 10bit		PLL_EXDIV_SEL[2:0]	/	\setminus	001	001	001	001	001	001	010	010	010
LV DS 4pair 12bit	21.0MHz	LVDLGAIN[1:0]	/	/	00	00	00	01	01	01	01	01	01
	21.01//12	DLSAIN[1:0]		\setminus	01	01	01	10	10	10	10	10	10
		LDO setting		/	12h	12h	12h	\backslash	\backslash	\backslash	\backslash	\backslash	
LVD5 3 pair 16bit		PIL_EXDIV_SEL[2:0]					\setminus	\setminus	\setminus	001	001	001	001
	10.5MHz	LVDLGAIN[1:0]		$\overline{}$		$\overline{}$	\setminus	\backslash	\backslash	00	00	01	01
	10.519/112	DLSAIN[1:0]		$\overline{}$	/	$\overline{}$	\setminus	\setminus	\setminus	10	10	10	10
	1	LDO setting	_		_					12h	12h		

Table 4 PLL and DLL Setting

CONFIDENTIAL

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000



Register PLL DLL SETUP (page 23) - Continued

After

PLL DLL SETUP

The VMM8233 supports a wide range of MCLK input frequencies. The PLL_EXDIV_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] fields must be configured according to the MCLK frequency and the applicable data-output format - see Table 4. Note the LVDLGAIN field is not used in CMOS mode.

Note that after PLL and DLL configuration, the device must be reset as follows:

- R03[1:0]=11 (PDMD=1, PD=1)
- Delay1 ms
- R03[1:0]=00 (Normal operation)

Under default conditions, the LDO2 voltage is 1.8V. To select 2.0V output as noted in Table 4, the following control sequence is required:

- R1B0h[0]=1
- R1B4h=12h

		MCLK frequency	20.0	15.1		12.5	12.0	8.33	7.b		Б.О	5.0
		(MHz)	~	~		~	~	~	~		-	~
Data Format	Max sample rate		22.5	19.99	15.0	14.99	12.49	11.99	8.32	7.5	7.49	5.99
CMOS 10-bit	15 MH2	PLL_EXDIV_SEL[2:0]	ı	_	000	000	000	001	001	001	001	001
		DLGAIN[1:0]		-	01	10	10	10	10	10	10	10
		LDO2 voltage	ı	_	1.87	1.8V	1.8V	1.87	1.8V	1.8V	1.87	1.8V
LVDS 10-bit 5-pair	22.5 MHz	PLL_EXDIV_SEL[2:0]	001	001	001	001	010	010	010	010	011	011
		LVDLGAIN[1:0]	00	01	01	01	01	01	01	01	10	10
		DLGAIN[1:0]	01	01	01	10	10	10	10	10	10	10
		LDO2 voltage	2.00	1.8V	1.8V	1.8V	1.87	1.87	1.8V	1.8V	1.87	1.87
LVDS 16-bit 5-pair	15 MH2	PLL_EXDIV_SEL[2:0]	_	_	001	001	001	001	010	010	010	010
LVDS 10-bit 3-pair		LVDLGAIN[1:0]	_	_	-00	01	01	01	01	01	01	01
LVDS 12-bit 4-pair		DLGAIN[1:0]	_	_	01	10	10	10	10	10	10	10
		LDO2 voltage	ı	_	2.00	1.8V	1.8V	1.8V	1.8V	1.8V	1.87	1.8V
LVDS 16-bit 3-pair	7.5 MH2	PLL_EXDIV_SEL[2:0]	-	_	-	_	_	-	ı	001	001	001
		LVDLGAIN[1:0]	_	_	_	_	_	-	-	-00	01	01
		DLGAIN[1:0]	-	_	-	_	_	_	_	10	10	10
		LDO2 voltage	ı	_	1	_	_	_	_	2.OV	1.87	1.8V

Table 4 PLL and DLL Setting

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000 Page **5** of **7 CONFIDENTIAL** www.cirrus.com



PCN Notification Date: 11/26/2018 PCN Number: PCN-2018-108

OUTPUT DATA FORMAT (page 25)

Before

MODES	DESCRIPTION	оитрит	MAXIMUM
		DATARATE	MCLK RATE
1	LVDS 10-bit 5pair	MCLK x14	35MSPS
2	LVDS 16-bit 5pair	MCLK x21	23.3MSPS
3	LVDS 10-bit 3pair	MCLK 21	21.0MSPS
4	LVDS 16-bit 3pair	MCLK x42	10.5MSPS
5	LVDS 12-bit 4pair	MCLK 21	21.0MSPS
6	CMOS 10-bit	MCLK x6	15MSPS

Table 5 Output Format and Data Rate

After

MODES	DESCRIPTION	оитрит	MAXIMUM
		DATARATE	MCLK RATE
1	LVDS 10-bit 5pair	MCLK x14	22.5 MHz
2	LVDS 16-bit 5pair	MCLK x 21	15 MHz
3	LVDS 10-bit 3pair	MCLK x 21	15 MHz
4	LVDS 16-bit 3pair	MCLK x 42	7.5 MHz
5	LVDS 12-bit 4pair	MCLK x 21	15 MHz
6	CMOS 10-bit	MCLK x6	15 MHz

Table 5 Output Format and Data Rate

Reason for Change:

When operating some AFE devices at higher output data rate configurations, some devices operating in these conditions are not operating as expected and therefore more headroom in the clock generation block is required to ensure correct operation of all devices.

Therefore, a restriction has been applied to the maximum sample rate in various LVDS output configurations.

Anticipated Impact on Form, Fit, Function, Quality or Reliability:

No impact to form, fit, quality or reliability. Impact to function as per the details above.

Anticipated Impact on Material Declaration:

No Impact to the Material Declarations or Product Content reports are driven from **Material Declaration** production data and will be available following the production release.

Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000 Rev. 09062017A Page 6 of 7 **CONFIDENTIAL** www.cirrus.com



PCN Notification Date: 11/26/2018 **PCN Number:** PCN-2018-108

Product Affected:

Device	Cirrus Logic Part Number
WM8233	WM8233GEFL/RV

Changes To Product Identification Resulting From This PCN:

No marking changes, this is a datasheet only change and the data sheet will be revised accordingly

Rev. 09062017A