FCU600N65S3R0

MOSFET – Power, N-Channel, SUPERFET III, Easy Drive

650 V, 6 A, 600 mΩ

Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.

Features

- 700 V @ T_J = 150°C
- Typ. $R_{DS(on)}$ = 493 mΩ
- Ultra Low Gate Charge (Typ. Q_g = 11 nC)
- Low Effective Output Capacitance (Typ. $C_{oss(eff.)}$ = 127 pF)
- 100% Avalanche Tested
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Computing / Display Power Supplies
- Telecom / Server Power Supplies
- Industrial Power Supplies
- Lighting / Charger / Adapter

ON Semiconductor®

V_{DSS}	$R_{DS(ON)}$ MAX	I_D MAX
650 V	600 mΩ @ 10 V	6 A

N-Channel MOSFET

I−PAK
(DPAK3 STRAIGHT LEADS)
CASE 369AP

MARKING DIAGRAM

$Y&Z&3&K
FCU600
N65S3R0

$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Numeric Date Code
&K	= Lot Code
FCU600N65S3R0	= Specific Device Code

ORDERING INFORMATION

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DSS}	Drain to Source Voltage		650	V
V_{GSS}	Gate to Source Voltage	DC	±30	V
		AC (f > 1 Hz)	±30	V
I_D	Drain Current	Continuous (T_C = 25°C)	6	A
		Continuous (T_C = 100°C)	3.8	
I_{DM}	Drain Current	Pulsed (Note 1)	15	A
E_{AS}	Single Pulsed Avalanche Energy (Note 2)		24	mJ
I_{AS}	Avalanche Current (Note 2)		1.6	A
E_{AR}	Repetitive Avalanche Energy (Note 1)		0.54	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		20	
P_D	Power Dissipation	(T_C = 25°C)	54	W
		Derate Above 25°C	0.43	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		−55 to +150	°C
T_L	Maximum Lead Temperature for Soldering, 1/8″ from Case for 5 s		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Repetitive rating: pulse-width limited by maximum junction temperature.
2. I_{AS} = 1.6 A, R_G = 25 Ω, starting T_J = 25°C.
3. $I_{SD} \leq$ 3 A, di/dt $\leq$ 200 A/μs, $V_{DD} \leq$ 400 V, starting T_J = 25°C.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	100	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Shipping (Qty / Packing)
FCU600N65S3R0	FCU600N65S3R0	I−PAK (DPAK3 STRAIGHT LEADS) (Pb−Free / Halogen Free)	75 Units / Tube

FCU600N65S3R0

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain to Source Breakdown Voltage	V_{GS} = 0 V, I_D = 1 mA, T_J = 25°C	650	–	–	V
		V_{GS} = 0 V, I_D = 1 mA, T_J = 150°C	700	–	–	V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C	–	0.66	–	V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 650 V, V_{GS} = 0 V	–	–	1	μA
		V_{DS} = 520 V, T_C = 125°C	–	0.3	–	
I_{GSS}	Gate to Body Leakage Current	V_{GS} = ±30 V, V_{DS} = 0 V	–	–	±100	nA
ON CHARACTERISTICS						
$V_{GS(th)}$	Gate Threshold Voltage	V_{GS} = V_{DS}, I_D = 0.12 mA	2.5	–	4.5	V
$R_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 3 A	–	493	600	mΩ
g_{FS}	Forward Transconductance	V_{DS} = 20 V, I_D = 3 A	–	3.6	–	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 400 V, V_{GS} = 0 V, f = 1 MHz	–	465	–	pF
C_{oss}	Output Capacitance		–	10	–	pF
$C_{oss(eff.)}$	Effective Output Capacitance	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	–	127	–	pF
$C_{oss(er.)}$	Energy Related Output Capacitance	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	–	17	–	pF
$Q_{g(tot)}$	Total Gate Charge at 10 V	V_{DS} = 400 V, I_D = 3 A, V_{GS} = 10 V (Note 4)	–	11	–	nC
Q_{gs}	Gate to Source Gate Charge		–	3	–	nC
Q_{gd}	Gate to Drain "Miller" Charge		–	4.9	–	nC
ESR	Equivalent Series Resistance	f = 1 MHz	–	0.9	–	Ω
SWITCHING CHARACTERISTICS						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 400 V, I_D = 3 A, V_{GS} = 10 V, R_g = 4.7 Ω (Note 4)	–	11	–	ns
t_r	Turn-On Rise Time		–	9	–	ns
$t_{d(off)}$	Turn-Off Delay Time		–	29	–	ns
t_f	Turn-Off Fall Time		–	14	–	ns
SOURCE-DRAIN DIODE CHARACTERISTICS						
I_S	Maximum Continuous Source to Drain Diode Forward Current		–	–	6	A
I_{SM}	Maximum Pulsed Source to Drain Diode Forward Current		–	–	15	A
V_{SD}	Source to Drain Diode Forward Voltage	V_{GS} = 0 V, I_{SD} = 3 A	–	–	1.2	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_{SD} = 3 A, dI_F/dt = 100 A/μs	–	198	–	ns
Q_{rr}	Reverse Recovery Charge		–	1.6	–	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Essentially independent of operating temperature typical characteristics.

FCU600N65S3R0

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics

Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage

Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature


Figure 5. Capacitance Characteristics

Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

*Notes:
1. $V_{GS} = 0$ V
2. $I_D = 10$ mA

**Figure 7. Breakdown Voltage Variation
vs. Temperature**

*Notes:
1. $V_{GS} = 10$ V
2. $I_D = 3$ A

Figure 8. On-Resistance Variant vs. Temperature

Operation in This Area
is Limited by $R_{DS(on)}$

*Notes:
1. $T_C = 25°C$
2. $I_D = 10$ mA
3. Single Pulse

Figure 9. Maximum Safe Operation Area

**Figure 10. Maximum Drain Current
vs. Case Temperature**

Figure 11. E_{OSS} vs. Drain to Source Voltage

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

Figure 12. Transient Thermal Response Curve

Figure 13. Gate Charge Test Circuit & Waveform

Figure 14. Resistive Switching Test Circuit & Waveforms

$$E_{AS} = \frac{1}{2} \cdot LI_{AS}^2$$

Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms

DUT

V_{SD}

+

−

I_{SD}

L

Driver

R_G

Same Type
as DUT

V_{DD}

V_{GS}

− dv/dt controlled by R_G
− I_{SD} controlled by pulse period

V_{GS}
(Driver)

$$D = \frac{\text{Gate Pulse Width}}{\text{Gate Pulse Period}}$$

10 V

I_{SD}
(DUT)

I_{FM}, Body Diode Forward Current

di/dt

I_{RM}

Body Diode Reverse Current

V_{DS}
(DUT)

Body Diode Recovery dv/dt

V_{SD}

V_{DD}

Body Diode
Forward Voltage Drop

Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

DPAK3 (STRAIGHT LEADS)
CASE 369AP
ISSUE O

DATE 30 SEP 2016

SEE NOTE D

6.80 / 6.35

5.54 / 5.14

⊕ | 0.254 Ⓜ | C | A | B

1.27 / 0.50

6.30 / 5.90

1.226 / 0.700

0.60 / 0.25

4.28 / 3.60

(70°)

(0.60)

1.14 / 0.76

0.88 / 0.64

2.29

⊕ | 0.254 Ⓜ | C | A | B

C

2.50 / 2.10

0.60 / 0.40

1.14 / 0.90

0.60 / 0.40

(7°)

NOTES: UNLESS OTHERWISE SPECIFIED

A) ALL DIMENSIONS ARE IN MILLIMETERS.
B) PACKAGE BODY REFERENCE: JEDEC, TO−251, ISSUE D, VARIATION AA, DATED JUNE 2002.
C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M−1994.
D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.

DOCUMENT NUMBER:	98AON13816G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK3 (STRAIGHT LEADS)		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊