To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual

16

R8C/2K Group, R8C/2L Group

Hardware Manual

RENESAS MCU

R8C FAMILY / R8C/2x SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics
www.renesas.com

Rev.1.10 2007.12

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
   (1) artificial life support devices or systems
   (2) surgical implantations
   (3) healthcare intervention (e.g., excision, administration of medication, etc.)
   (4) any other purposes that pose a direct threat to human life

   Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

   Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

   — The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

   The state of the product is undefined at the moment when power is supplied.

   — The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

   In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

   In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

   Access to reserved addresses is prohibited.

   — The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

   After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

   — When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

   Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

   — The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.
The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/2K Group, R8C/2L Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	R8C/2K Group, R8C/2L Group Group Datasheet	REJ03B0219
Hardware manual	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, timing charts) and operation description Note: Refer to the application notes for details on using peripheral functions.	R8C/2K Group, R8C/2L Group Hardware Manual	This hardware manual
Software manual	Description of CPU instruction set	R8C/Tiny Series Software Manual	REJ09B0001
Application note	Information on using peripheral functions and application examples Sample programs Information on writing programs in assembly language and C	Available from Renesas Technology Web site.	
Renesas technical update	Product specifications, updates on documents, etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word “register,” “bit,” or “pin” to distinguish the three categories.

Examples the PM03 bit in the PM0 register
P3_5 pin, VCC pin

(2) Notation of Numbers

The indication “b” is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication “h” is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b
Hexadecimal: EFA0h
Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

Blank: Set to 0 or 1 according to the application.
0: Set to 0.
1: Set to 1.
X: Nothing is assigned.

*2

RW: Read and write.
RO: Read only.
WO: Write only.
–: Nothing is assigned.

*3

- Reserved bit
  Reserved bit. Set to specified value.

*4

- Nothing is assigned
  Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.
- Do not set to a value
  Operation is not guaranteed when a value is set.
- Function varies according to the operating mode.
  The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners.

Table of Contents

SFR Page Reference ..... B - 1

1. Overview 1
1.1 Features 1
1.1.1 Applications 1
1.1.2 Specifications 2
1.2 Product List 6
1.3 Block Diagram 8
1.4 Pin Assignment 9
1.5 Pin Functions 11

2. Central Processing Unit (CPU) 12
2.1 Data Registers (R0, R1, R2, and R3) 13
2.2 Address Registers (A0 and A1) 13
2.3 Frame Base Register (FB) 13
2.4 Interrupt Table Register (INTB) 13
2.5 Program Counter (PC) 13
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) 13
2.7 Static Base Register (SB) 13
2.8 Flag Register (FLG) 13
2.8.1 Carry Flag (C) 13
2.8.2 Debug Flag (D) 13
2.8.3 Zero Flag (Z) 13
2.8.4 Sign Flag (S) 13
2.8.5 Register Bank Select Flag (B) 13
2.8.6 Overflow Flag (O) 13
2.8.7 Interrupt Enable Flag (I) 14
2.8.8 Stack Pointer Select Flag (U) 14
2.8.9 Processor Interrupt Priority Level (IPL) 14
2.8.10 Reserved Bit 14

3. Memory 15
3.1 R8C/2K Group 15
3.2 R8C/2L Group 16

4. Special Function Registers (SFRs) 17

5. Resets 24
5.1 Hardware Reset 27
5.1.1 When Power Supply is Stable 27
5.1.2 Power On 27
5.2 Power-On Reset Function 29
5.3 Voltage Monitor 0 Reset 30
5.4 Voltage Monitor 1 Reset 30
5.5 Voltage Monitor 2 Reset 30
5.6 Watchdog Timer Reset 31
5.7 Software Reset 31

6. Voltage Detection Circuit 32
6.1 VCC Input Voltage 39
6.1.1 Monitoring Vdet0 39
6.1.2 Monitoring Vdet1 39
6.1.3 Monitoring Vdet2 39
6.2 Voltage Monitor 0 Reset 40
6.3 Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset 41
6.4 Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset 43

7. Programmable I/O Ports 45
7.1 Functions of Programmable I/O Ports 45
7.2 Effect on Peripheral Functions 46
7.3 Pins Other than Programmable I/O Ports 46
7.4 Port settings 58
7.5 Unassigned Pin Handling 68

8. Processor Mode 69
8.1 Processor Modes 69

9. Bus 70

10. Clock Generation Circuit 71
10.1 XIN Clock 81
10.2 On-Chip Oscillator Clocks 82
10.2.1 Low-Speed On-Chip Oscillator Clock 82
10.2.2 High-Speed On-Chip Oscillator Clock 82
10.3 CPU Clock and Peripheral Function Clock 83
10.3.1 System Clock 83
10.3.2 CPU Clock 83
10.3.3 Peripheral Function Clock (f1, f2, f4, f8, and f32) 83
10.3.4 fOCO 83
10.3.5 fOCO40M 83
10.3.6 fOCO-F 83
10.3.7 fOCO-S 83
10.3.8 fOCO128 83
10.4 Power Control 84
10.4.1 Standard Operating Mode 84
10.4.2 Wait Mode 86
10.4.3 Stop Mode 89
10.5 Oscillation Stop Detection Function 92
10.5.1 How to Use Oscillation Stop Detection Function 92
10.6 Notes on Clock Generation Circuit 95
10.6.1 Stop Mode 95
10.6.2 Wait Mode 95
10.6.3 Oscillation Stop Detection Function 95
10.6.4 Oscillation Circuit Constants 95

11. Protection 96

12. Interrupts 97
12.1 Interrupt Overview 97
12.1.1 Types of Interrupts 97
12.1.2 Software Interrupts 98
12.1.3 Special Interrupts 99
12.1.4 Peripheral Function Interrupt 99
12.1.5 Interrupts and Interrupt Vectors 100
12.1.6 Interrupt Control 102
12.2 $\overline{\text{INT}}$ Interrupt 111
12.2.1 $\overline{\text{INTi}}$ Interrupt (i = 0, 1, 3) 111
12.2.2 $\overline{\text{INTi}}$ Input Filter (i = 0, 1, 3) 113
12.3 Key Input Interrupt 114
12.4 Address Match Interrupt 116
12.5 Timer RC Interrupt, Timer RD Interrupt (Interrupts with Multiple Interrupt Request Sources) 118
12.6 Notes on Interrupts 120
12.6.1 Reading Address 00000h 120
12.6.2 SP Setting 120
12.6.3 External Interrupt and Key Input Interrupt 120
12.6.4 Changing Interrupt Sources 121
12.6.5 Changing Interrupt Control Register Contents 122

13. ID Code Areas 123
13.1 Overview 123
13.2 Functions 123
13.3 Notes on ID Code Areas 124
13.3.1 Setting Example of ID Code Areas 124

14. Option Function Select Area 125
14.1 Overview 125
14.2 OFS Register 126
14.3 Notes on Option Function Select Area 127
14.3.1 Setting Example of Option Function Select Area 127

15. Watchdog Timer 128
15.1 Count Source Protection Mode Disabled 132
15.2 Count Source Protection Mode Enabled 133

16. Timers 134
16.1 Timer RA 136
16.1.1 Timer Mode 139
16.1.2 Pulse Output Mode 141
16.1.3 Event Counter Mode 143
16.1.4 Pulse Width Measurement Mode 145
16.1.5 Pulse Period Measurement Mode 148
16.1.6 Notes on Timer RA 151
16.2 Timer RB 152
16.2.1 Timer Mode 157

16.2.2 Programmable Waveform Generation Mode 160
16.2.3 Programmable One-shot Generation Mode 163
16.2.4 Programmable Wait One-Shot Generation Mode 167
16.2.5 Notes on Timer RB 170
16.3 Timer RC 174
16.3.1 Overview 174
16.3.2 Registers Associated with Timer RC 176
16.3.3 Common Items for Multiple Modes 186
16.3.4 Timer Mode (Input Capture Function) 192
16.3.5 Timer Mode (Output Compare Function) 197
16.3.6 PWM Mode 203
16.3.7 PWM2 Mode 208
16.3.8 Timer RC Interrupt 214
16.3.9 Notes on Timer RC 215
16.4 Timer RD 216
16.4.1 Count Sources 221
16.4.2 Buffer Operation 222
16.4.3 Synchronous Operation 224
16.4.4 Pulse Output Forced Cutoff 225
16.4.5 Input Capture Function 227
16.4.6 Output Compare Function 241
16.4.7 PWM Mode 258
16.4.8 Reset Synchronous PWM Mode 271
16.4.9 Complementary PWM Mode 281
16.4.10 PWM3 Mode 295
16.4.11 Timer RD Interrupt 308
16.4.12 Notes on Timer RD 310

17. Serial Interface 316
17.1 Clock Synchronous Serial I/O Mode 322
17.1.1 Polarity Select Function 325
17.1.2 LSB First/MSB First Select Function 325
17.1.3 Continuous Receive Mode 326
17.2 Clock Asynchronous Serial I/O (UART) Mode 327
17.2.1 Bit Rate 331
17.3 Notes on Serial Interface 332

18. Hardware LIN 333
18.1 Features 333
18.2 Input/Output Pins 334
18.3 Register Configuration 335
18.4 Functional Description 337
18.4.1 Master Mode 337
18.4.2 Slave Mode 340
18.4.3 Bus Collision Detection Function 344
18.4.4 Hardware LIN End Processing 345
18.5 Interrupt Requests 346
18.6 Notes on Hardware LIN 347

19. A/D Converter 348
19.1 One-Shot Mode 352
19.2 Repeat Mode 355
19.3 Sample and Hold 358
19.4 A/D Conversion Cycles 358
19.5 Internal Equivalent Circuit of Analog Input 359
19.6 Output Impedance of Sensor under A/D Conversion 360
19.7 Notes on A/D Converter 361

20. Flash Memory 362
20.1 Overview 362
20.2 Memory Map 363
20.3 Functions to Prevent Rewriting of Flash Memory 364
20.3.1 ID Code Check Function 364
20.3.2 ROM Code Protect Function 365
20.4 CPU Rewrite Mode 366
20.4.1 Register Description 367
20.4.2 Status Check Procedure 373
20.4.3 EW0 Mode 374
20.4.4 EW1 Mode 384
20.5 Standard Serial I/O Mode 392
20.5.1 ID Code Check Function 392
20.6 Parallel I/O Mode 395
20.6.1 ROM Code Protect Function 395
20.7 Notes on Flash Memory 396
20.7.1 CPU Rewrite Mode 396

21. Reducing Power Consumption 398
21.1 Overview 398
21.2 Key Points and Processing Methods for Reducing Power Consumption 398
21.2.1 Voltage Detection Circuit 398
21.2.2 Ports 398
21.2.3 Clocks 398
21.2.4 Wait Mode, Stop Mode 398
21.2.5 Stopping Peripheral Function Clocks 398
21.2.6 Timers 398
21.2.7 A/D Converter 398
21.2.8 Reducing Internal Power Consumption 399
21.2.9 Stopping Flash Memory 400
21.2.10 Low-Current-Consumption Read Mode 401

22. Electrical Characteristics 402

23. Usage Notes 423
23.1 Notes on Clock Generation Circuit 423
23.1.1 Stop Mode 423
23.1.2 Wait Mode 423
23.1.3 Oscillation Stop Detection Function 423
23.1.4 Oscillation Circuit Constants 423

23.2 Notes on Interrupts 424
23.2.1 Reading Address 00000h 424
23.2.2 SP Setting 424
23.2.3 External Interrupt and Key Input Interrupt 424
23.2.4 Changing Interrupt Sources 425
23.2.5 Changing Interrupt Control Register Contents 426
23.3 Notes on Timers 427
23.3.1 Notes on Timer RA 427
23.3.2 Notes on Timer RB 428
23.3.3 Notes on Timer RC 432
23.3.4 Notes on Timer RD 433
23.4 Notes on Serial Interface 439
23.5 Notes on Hardware LIN 440
23.6 Notes on A/D Converter 441
23.7 Notes on Flash Memory 442
23.7.1 CPU Rewrite Mode 442
23.8 Notes on Noise 444
23.8.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up 444
23.8.2 Countermeasures against Noise Error of Port Control Registers 444

24. Notes for On-Chip Debugger 445

Appendix 1. Package Dimensions 446

Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator 447

Appendix 3. Example of Oscillation Evaluation Circuit 448

Index 449

SFR Page Reference

Address	Register	Symbol	Page
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	69
0005h	Processor Mode Register 1	PM1	69
0006h	System Clock Control Register 0	CM0	74
0007h	System Clock Control Register 1	CM1	75
0008h			
0009h			
000Ah	Protect Register	PRCR	96
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	76
000Dh	Watchdog Timer Reset Register	WDTR	130
000Eh	Watchdog Timer Start Register	WDTS	130
000Fh	Watchdog Timer Control Register	WDC	130
0010h	Address Match Interrupt Register 0	RMAD0	117
0011h			
0012h			
0013h	Address Match Interrupt Enable Register	AIER	117
0014h	Address Match Interrupt Register 1	RMAD1	117
0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	131
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	77
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	77
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	78
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	78
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	78
002Dh			
002Eh			
002Fh			
0030h			
0031h	Voltage Detection Register 1	VCA1	35
0032h	Voltage Detection Register 2	VCA2	35, 79
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register	VW1C	37
0037h	Voltage Monitor 2 Circuit Control Register	VW2C	38
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	36
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			

Address	Register	Symbol	Page
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	103
0048h	Timer RD0 Interrupt Control Register	TRD0IC	103
0049h	Timer RD1 Interrupt Control Register	TRD1IC	103
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	102
004Ch	UART2 Receive Interrupt Control Register	S2RIC	102
004Dh	Key Input Interrupt Control Register	KUPIC	102
004Eh	A/D Conversion Interrupt Control Register	ADIC	102
004Fh			
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	102
0052h	UART0 Receive Interrupt Control Register	S0RIC	102
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	102
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	102
0059h	INT1 Interrupt Control Register	INT1IC	104
005Ah	INT3 Interrupt Control Register	INT3IC	104
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	104
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	318
00A1h	UART0 Bit Rate Register	U0BRG	318
00A2h	UART0 Transmit Buffer Register	U0TB	319
00A3h			
00A4h	UART0 Transmit / Receive Control Register 0	U0C0	319
00A5h	UART0 Transmit / Receive Control Register 1	U0C1	320
00A6h	UART0 Receive Buffer Register	U0RB	320
00A7h			
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			
00BDh			
00BEh			
00BFh			

Address	Register	Symbol	Page
00C0h	A/D Register	AD	351
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	351
00D5h			
00D6h	A/D Control Register 0	ADCON0	350
00D7h	A/D Control Register 1	ADCON1	351
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	55
00E1h	Port P1 Register	P1	55
00E2h	Port P0 Direction Register	PD0	54
00E3h	Port P1 Direction Register	PD1	54
00E4h	Port P2 Register	P2	55
00E5h	Port P3 Register	P3	55
00E6h	Port P2 Direction Register	PD2	54
00E7h	Port P3 Direction Register	PD3	54
00E8h	Port P4 Register	P4	55
00E9h			
00EAh	Port P4 Direction Register	PD4	54
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h	Port P2 Drive Capacity Control Register	P2DRR	55
00F5h	Pin Select Register 1	PINSR1	56
00F6h	Pin Select Register 2	PINSR2	56
00F7h	Pin Select Register 3	PINSR3	56
00F8h	Port Mode Register	PMR	56
00F9h	External Input Enable Register	INTEN	111
00FAh	INT Input Filter Select Register	INTF	112
00FBh	Key Input Enable Register	KIEN	115
00FCh	Pull-Up Control Register 0	PUR0	57
00FDh	Pull-Up Control Register 1	PUR1	57
00FEh			
00FFh			

NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0100h	Timer RA Control Register	TRACR	137
0101h	Timer RA I/O Control Register	TRAIOC	137, 139, 142, 144, 146, 149
0102h	Timer RA Mode Register	TRAMR	138
0103h	Timer RA Prescaler Register	TRAPRE	138
0104h	Timer RA Register	TRA	138
0105h	LIN Control Register 2	LINCR2	335
0106h	LIN Control Register	LINCR	335
0107h	LIN Status Register	LINST	336
0108h	Timer RB Control Register	TRBCR	154
0109h	Timer RB One-Shot Control Register	TRBOCR	154
010Ah	Timer RB I/O Control Register	TRBIOC	155, 157, 161, 164, 168
010Bh	Timer RB Mode Register	TRBMR	155
010Ch	Timer RB Prescaler Register	TRBPRE	156
010Dh	Timer RB Secondary Register	TRBSC	156
010Eh	Timer RB Primary Register	TRBPR	156
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	177
0121h	Timer RC Control Register 1	TRCCR1	178, 201, 205, 210
0122h	Timer RC Interrupt Enable Register	TRCIER	179
0123h	Timer RC Status Register	TRCSR	180
0124h	Timer RC I/O Control Register 0	TRCIOR0	185, 194, 199
0125h	Timer RC I/O Control Register 1	TRCIOR1	185, 195, 200
0126h	Timer RC Counter	TRC	181
0127h			
0128h	Timer RC General Register A	TRCGRA	181
0129h			
012Ah	Timer RC General Register B	TRCGRB	181
012Bh			
012Ch	Timer RC General Register C	TRCGRC	181
012Dh			
012Eh	Timer RC General Register D	TRCGRD	181
012Fh			

NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0130h	Timer RC Control Register 2	TRCCR2	182
0131h	Timer RC Digital Filter Function Select Register	TRCDF	183
0132h	Timer RC Output Master Enable Register	TRCOER	184
0133h			
0134h			
0135h			
0136h			
0137h	Timer RD Start Register	TRDSTR	229, 243, 260, 273, 283, 297
0138h	Timer RD Mode Register	TRDMR	229, 243, 260, 273, 284, 298
0139h	Timer RD PWM Mode Register	TRDPMR	230, 244, 261
013Ah	Timer RD Function Control Register	TRDFCR	231, 245, 262, 274, 285, 299
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	246, 263, 275, 286, 300
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	246, 263, 275, 286, 300
013Dh	Timer RD Output Control Register	TRDOCR	247, 264, 301
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	232
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	232
0140h	Timer RD Control Register 0	TRDCR0	233, 248, 264, 276, 287, 302
0141h	Timer RD I/O Control Register A0	TRDIORA0	234, 249
0142h	Timer RD I/O Control Register C0	TRDIORC0	235, 250
0143h	Timer RD Status Register 0	TRDSR0	236, 251, 265, 277, 288, 303
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	237, 252, 266, 278, 289, 304
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	267
0146h	Timer RD Counter 0	TRD0	237, 253, 267, 278, 290, 304
0147h			
0148h	Timer RD General Register A0	TRDGRA0	238, 253, 268, 279, 290, 305
0149h			
014Ah	Timer RD General Register B0	TRDGRB0	238, 253, 268, 279, 290, 305
014Bh			
014Ch	Timer RD General Register C0	TRDGRC0	238, 253, 268, 279, 290, 305
014Dh			
014Eh	Timer RD General Register D0	TRDGRD0	238, 253, 268, 279, 290, 305
014Fh			
0150h	Timer RD Control Register 1	TRDCR1	233, 248, 264, 287
0151h	Timer RD I/O Control Register A1	TRDIORA1	234, 249
0152h	Timer RD I/O Control Register C1	TRDIORC1	235, 250
0153h	Timer RD Status Register 1	TRDSR1	236, 251, 265, 277, 288, 303
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	237, 252, 266, 278, 289, 304
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	267
0156h	Timer RD Counter 1	TRD1	237, 253, 267, 290
0157h			
0158h	Timer RD General Register A1	TRDGRA1	238, 253, 268, 279, 290, 305
0159h			
015Ah	Timer RD General Register B1	TRDGRB1	238, 253, 268, 279, 290, 305
015Bh			
015Ch	Timer RD General Register C1	TRDGRC1	238, 253, 268, 279, 290, 305
015Dh			
015Eh	Timer RD General Register D1	TRDGRD1	238, 253, 268, 279, 290, 305
015Fh			

Address	Register	Symbol	Page
0160h	UART2 Transmit/Receive Mode Register	U2MR	318
0161h	UART2 Bit Rate Register	U2BRG	318
0162h	UART2 Transmit Buffer Register	U2TB	319
0163h			
0164h	UART2 Transmit/Receive Control Register 0	U2C0	319
0165h	UART2 Transmit/Receive Control Register 1	U2C1	320
0166h	UART2 Receive Buffer Register	U2RB	320
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			

Address	Register	Symbol	Page
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	371
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	370
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	367
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

FFFFh	Option Function Select Register	OFS	26, 126, 131, 365

NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

1. Overview

1.1 Features

The R8C/2K Group and R8C/2L Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.
Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI.
Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.
Furthermore, the R8C/2L Group has on-chip data flash (1 KB × 2 blocks).
The difference between the R8C/2K Group and R8C/2L Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2K Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2L Group.

Table 1.1 Specifications for R8C/2K Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to **Table 1.5 Product List for R8C/2K Group**.
Power Supply Voltage Detection	Voltage detection circuit	• Power-on reset • Voltage detection 3
I/O Ports	Programmable I/O ports	• Input-only: 3 pins • CMOS I/O ports: 25, selectable pull-up resistor • High current drive ports: 8
Clock	Clock generation circuits	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function) • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 • Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 15 sources, Software: 4 sources • Priority levels: 7 levels
Watchdog Timer		15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

Table 1.2 Specifications for R8C/2K Group (2)

Item	Function	Specification
Serial Interface	UART0, UART2	Clock synchronous serial I/O/UART × 2
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 9 channels, includes sample and hold function
Flash Memory		• Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 100 times • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) (VCC = 2.7 to 5.5 V for A/D converter only)
Current consumption		Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 23 μA (VCC = 3.0 V, wait mode, low-speed on-chip oscillator used) Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version)(1) -20 to 105°C (Y version)(2)
Package		32-pin LQFP • Package code: PLQP0032GB-A (previous code: 32P6U-A)

NOTES:
1. Specify the D version if D version functions are to be used.
2. Please contact Renesas Technology sales offices for the Y version.

Table 1.3 Specifications for R8C/2L Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to **Table 1.6 Product List for R8C/2L Group**.
Power Supply Voltage Detection	Voltage detection circuit	• Power-on reset • Voltage detection 3
I/O Ports	Programmable I/O ports	• Input-only: 3 pins • CMOS I/O ports: 25, selectable pull-up resistor • High current drive ports: 8
Clock	Clock generation circuits	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function) • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 • Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 15 sources, Software: 4 sources • Priority levels: 7 levels
Watchdog Timer		15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

Table 1.4 Specifications for R8C/2L Group (2)

Item	Function	Specification
Serial Interface	UART0, UART2	Clock synchronous serial I/O/UART × 2
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 9 channels, includes sample and hold function
Flash Memory		• Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) (VCC = 2.7 to 5.5 V for A/D converter only)
Current consumption		Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 23 μA (VCC = 3.0 V, wait mode, low-speed on-chip oscillator used) Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version)(1) -20 to 105°C (Y version)(2)
Package		32-pin LQFP • Package code: PLQP0032GB-A (previous code: 32P6U-A)

NOTES:
1. Specify the D version if D version functions are to be used.
2. Please contact Renesas Technology sales offices for the Y version.

1.2 Product List

Table 1.5 lists the Product List for R8C/2K Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2K Group, Table 1.6 lists the Product List for R8C/2L Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2L Group.

Table 1.5 Product List for R8C/2K Group **Current of Dec. 2007**

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212K2SNFP	8 Kbytes	1 Kbyte	PLQP0032GB-A	N version
R5F212K4SNFP	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	
R5F212K2SDFP	8 Kbytes	1 Kbyte	PLQP0032GB-A	D version
R5F212K4SDFP	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	
R5F212K2SNXXXFP (D)	8 Kbytes	1 Kbyte	PLQP0032GB-A	N version Factory programming product(1)
R5F212K4SNXXXFP (D)	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	
R5F212K2SDXXXFP (D)	8 Kbytes	1 Kbyte	PLQP0032GB-A	D version Factory programming product(1)
R5F212K4SDXXXFP (D)	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	

(D): Under development
NOTE:
1. The user ROM is programmed before shipment.



Figure 1.1 Part Number, Memory Size, and Package of R8C/2K Group

Table 1.6 Product List for R8C/2L Group **Current of Dec. 2007**

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F212L2SNFP	8 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	N version
R5F212L4SNFP	16 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A	
R5F212L2SDFP	8 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	D version
R5F212L4SDFP	16 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A	
R5F212L2SNXXXFP (D)	8 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	N version Factory programming product(1)
R5F212L4SNXXXFP (D)	16 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A	
R5F212L2SDXXXFP (D)	8 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	D version Factory programming product(1)
R5F212L4SDXXXFP (D)	16 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A	

(D): Under development
NOTE:
1. The user ROM is programmed before shipment.



Figure 1.2 Part Number, Memory Size, and Package of R8C/2L Group

1.3 Block Diagram

Figure 1.3 shows a Block Diagram.



Figure 1.3 Block Diagram

1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.



NOTES:
1. P4_7 are an input-only port.
2. Can be assigned to the pin in parentheses by a program.
3. Confirm the pin 1 position on the package by referring to the package dimensions.

Figure 1.4 Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number

Pin Number	Control Pin	Port	I/O Pin Functions for of Peripheral Modules			
			Interrupt	Timer	Serial Interface	A/D Converter
1	VREF	P4_2				
2	MODE					
3	$\overline{\text{RESET}}$					
4	XOUT	P4_7				
5	VSS/AVSS					
6	XIN	P4_6				
7	VCC/AVCC					
8		P3_3	$\overline{\text{INT3}}$	TRCCLK		
9		P2_7		TRDIOD1		
10		P2_6		TRDIOC1		
11		P2_5		TRDIOB1		
12		P2_4		TRDIOA1		
13		P2_3		TRDIOD0		
14		P2_1		TRDIOB0		
15		P2_2		TRDIOC0		
16		P2_0		TRDIOA0/TRDCLK		
17		P4_5	$\overline{\text{INT0}}$			
18		P1_7	$\overline{\text{INT1}}$	TRAIO		
19		P1_6			CLK0	
20		P1_5	($\overline{\text{INT1}}$)(1)	(TRAIO)(1)	RXD0	
21		P1_4			TXD0	
22		P1_3	$\overline{\text{KI3}}$	TRBO		AN11
23		P1_2	$\overline{\text{KI2}}$	TRCIOB		AN10
24		P1_1	$\overline{\text{KI1}}$	TRCIOA/TRCTRG		AN9
25		P1_0	$\overline{\text{KI0}}$			AN8
26		P3_4		TRCIOC		
27		P3_5		TRCIOD		
28		P0_5				AN2
29		P0_3			CLK2	AN4
30		P0_2			RXD2	AN5
31		P0_1			TXD2	AN6
32		P0_0				AN7

NOTE:
1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Table 1.8 lists Pin Functions.

Table 1.8 Pin Functions

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	–	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	–	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	$\overline{\text{RESET}}$	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins(1). To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	
$\overline{\text{INT}}$ interrupt input	$\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$	I	$\overline{\text{INT}}$ interrupt input pins. $\overline{\text{INT0}}$ is timer RB, timer RC and timer RD input pins.
Key input interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	O	Serial data output pins
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN2, AN4 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_3, P0_5, P1_0 to P1_7, P2_0 to P2_7, P3_3 to P3_5, P4_5,	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P2_0 to P2_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input O: Output I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



NOTE:
1. These registers comprise a register bank. There are two register banks.

Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.
Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/2K Group

Figure 3.1 is a Memory Map of R8C/2K Group. The R8C/2K Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1.5-Kbyte internal RAM area is allocated addresses 00400h to 009FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Part Number	Internal ROM		Internal RAM	
	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F212K2SNFP, R5F212K2SDFP, R5F212K2SNXXXFP, R5F212K2SDXXXFP	8 Kbytes	0E000h	1 Kbyte	007FFh
R5F212K4SNFP, R5F212K4SDFP, R5F212K4SNXXXFP, R5F212K4SDXXXFP	16 Kbytes	0C000h	1.5 Kbytes	009FFh

Figure 3.1 Memory Map of R8C/2K Group

3.2 R8C/2L Group

Figure 3.2 is a Memory Map of R8C/2L Group. The R8C/2L Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.
The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1.5-Kbyte internal RAM is allocated addresses 00400h to 009FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



NOTES:
1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
2. The blank regions are reserved. Do not access locations in these regions.

Part Number	Internal ROM		Internal RAM	
	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F212L2SNFP, R5F212L2SDFP, R5F212L2SNXXXFP, R5F212L2SDXXXFP	8 Kbytes	0E000h	1 Kbyte	007FFh
R5F212L4SNFP, R5F212L4SDFP, R5F212L4SNXXXFP, R5F212L4SDXXXFP	16 Kbytes	0C000h	1.5 Kbytes	009FFh

Figure 3.2 Memory Map of R8C/2L Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)[1]

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b[6]
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When Shipping
0030h			
0031h	Voltage Detection Register 1[2]	VCA1	00001000b
0032h	Voltage Detection Register 2[2]	VCA2	00h[3] 00100000b[4]
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register[5]	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register[5]	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register[2]	VW0C	0000X000b[3] 0100X001b[4]
0039h			
003Ah			
003Eh			
003Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset, or the LVD0ON bit in the OFS register is set to 0 and hardware reset.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
6. The CSPROINI bit in the OFS register is set to 0.

Table 4.2 SFR Information (2)(1)

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined
NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Table 4.3 SFR Information (3)(1)

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h			
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			
00BDh			
00BEh			
00BFh			

X: Undefined
NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Table 4.4 SFR Information (4)(1)

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F5h	Pin Select Register 1	PINSR1	XXh
00F6h	Pin Select Register 2	PINSR2	XXh
00F7h	Pin Select Register 3	PINSR3	XXh
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX000000b
00FEh			
00FFh			

X: Undefined
NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)[1]

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0135h			
0136h			
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

NOTE:
1. The blank regions are reserved. Do not access locations in these regions

Table 4.6 SFR Information (6)(1)

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h			FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh			FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh			FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h	UART2 Transmit/Receive Mode Register	U2MR	00h
0161h	UART2 Bit Rate Register	U2BRG	XXh
0162h	UART2 Transmit Buffer Register	U2TB	XXh
0163h			XXh
0164h	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
0165h	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
0166h	UART2 Receive Buffer Register	U2RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined
NOTE:
1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)(1)

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Resets

The following resets are implemented: hardware reset, power-on reset, voltage monitor 0 reset, voltage monitor 1 reset, voltage monitor 2 reset, watchdog timer reset, and software reset.
Table 5.1 lists the Reset Names and Sources.

Table 5.1 Reset Names and Sources

Reset Name	Source
Hardware reset	Input voltage of $\overline{\text{RESET}}$ pin is held “L”
Power-on reset	VCC rises
Voltage monitor 0 reset	VCC falls (monitor voltage: Vdet0)
Voltage monitor 1 reset	VCC falls (monitor voltage: Vdet1)
Voltage monitor 2 reset	VCC falls (monitor voltage: Vdet2)
Watchdog timer reset	Underflow of watchdog timer
Software reset	Write 1 to PM03 bit in PM0 register



Figure 5.1 Block Diagram of Reset Circuit

Table 5.2 shows the Pin Functions while $\overline{\text{RESET}}$ Pin Level is “L”, Figure 5.2 shows the CPU Register Status after Reset, Figure 5.3 shows the Reset Sequence, and Figure 5.4 shows the OFS Register.

Table 5.2 Pin Functions while $\overline{\text{RESET}}$ Pin Level is “L”

Pin Name	Pin Functions
P0_0 to P0_3, P0_5	Input port
P1, P2	Input port
P3_3 to P3_5	Input port
P4_2, P4_5 to P4_7	Input port



Figure 5.2 CPU Register Status after Reset



Figure 5.3 Reset Sequence

Option Function Select Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
	1		1			1	

Symbol: OFS | Address: 0FFFFh | When Shipping: FFh(3)

Bit Symbol	Bit Name	Function	RW
WDTON	Watchdog timer start select bit	0 : Starts watchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
— (b1)	Reserved bit	Set to 1.	RW
ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RW
ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RW
— (b4)	Reserved bit	Set to 1.	RW
LVD0ON	Voltage detection 0 circuit start bit(2)	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset	RW
— (b6)	Reserved bit	Set to 1.	RW
CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RW

NOTES:
1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not write additions to the OFS register.
2. Setting the LVD0ON bit is only valid after a hardware reset. To use the power-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardware reset).
3. If the block including the OFS register is erased, FFh is set to the OFS register.

Figure 5.4 OFS Register

5.1 Hardware Reset

A reset is applied using the $\overline{\text{RESET}}$ pin. When an “L” signal is applied to the $\overline{\text{RESET}}$ pin while the supply voltage meets the recommended operating conditions, pins, CPU, and SFRs are all reset (refer to **Table 5.2 Pin Functions while $\overline{\text{RESET}}$ Pin Level is “L”**). When the input level applied to the $\overline{\text{RESET}}$ pin changes from “L” to “H”, a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.
Refer to **4. Special Function Registers (SFRs)** for the state of the SFRs after reset.
The internal RAM is not reset. If the $\overline{\text{RESET}}$ pin is pulled “L” while writing to the internal RAM is in progress, the contents of internal RAM will be undefined.
Figure 5.5 shows an Example of Hardware Reset Circuit and Operation and Figure 5.6 shows an Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation.

5.1.1 When Power Supply is Stable

(1) Apply “L” to the $\overline{\text{RESET}}$ pin.
(2) Wait for 10 μs.
(3) Apply “H” to the $\overline{\text{RESET}}$ pin.

5.1.2 Power On

(1) Apply “L” to the $\overline{\text{RESET}}$ pin.
(2) Let the supply voltage increase until it meets the recommended operating conditions.
(3) Wait for td(P-R) or more to allow the internal power supply to stabilize (refer to **22. Electrical Characteristics**).
(4) Wait for 10 μs.
(5) Apply “H” to the $\overline{\text{RESET}}$ pin.



NOTE:
1. Refer to **22. Electrical Characteristics.**

Figure 5.5 Example of Hardware Reset Circuit and Operation



NOTE:
1. Refer to **22. Electrical Characteristics.**

Figure 5.6 Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation

5.2 Power-On Reset Function

When the $\overline{\text{RESET}}$ pin is connected to the VCC pin via a pull-up resistor, and the VCC pin voltage level rises while the rise gradient is trth or more, the power-on reset function is enabled and the MCU resets its pins, CPU, and SFR. When a capacitor is connected to the $\overline{\text{RESET}}$ pin, too, always keep the voltage to the $\overline{\text{RESET}}$ pin 0.8VCC or more. When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock starts counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.3**). The low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock after reset.

Refer to **4. Special Function Registers (SFRs)** for the states of the SFR after power-on reset.

The voltage monitor 0 reset is enabled after power-on reset.

Figure 5.7 shows an Example of Power-On Reset Circuit and Operation.



NOTES:
1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
2. The sampling clock can be selected. Refer to **6. Voltage Detection Circuit** for details.
3. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** for details.
4. Refer to **22. Electrical Characteristics.**
5. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

Figure 5.7 Example of Power-On Reset Circuit and Operation

5.3 Voltage Monitor 0 Reset

A reset is applied using the on-chip voltage detection 0 circuit. The voltage detection 0 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet0.

When the input voltage to the VCC pin reaches the Vdet0 level or below, the pins, CPU, and SFR are reset.

When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock start counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held “H” and the MCU enters the reset sequence (refer to **Figure 5.3**). The low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock after reset.

The LVD0ON bit in the OFS register can be used to enable or disable voltage monitor 0 reset after a hardware reset. Setting the LVD0ON bit is only valid after a hardware reset.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

The LVD0ON bit cannot be changed by a program. To set the LVD0ON bit, write 0 (voltage monitor 0 reset enabled after hardware reset) or 1 (voltage monitor 0 reset disabled after hardware reset) to bit 5 of address 0FFFFh using a flash programmer.

Refer to **Figure 5.4 OFS Register** for details of the OFS register.

Refer to **4. Special Function Registers (SFRs)** for the status of the SFR after voltage monitor 0 reset.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet0 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to **6. Voltage Detection Circuit** for details of voltage monitor 0 reset.

5.4 Voltage Monitor 1 Reset

A reset is applied using the on-chip voltage detection 1 circuit. The voltage detection 1 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet1.

When the input voltage to the VCC pin reaches the Vdet1 level or below, the pins, CPU, and SFR are reset and a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

The voltage monitor 1 does not reset some portions of the SFR. Refer to **4. Special Function Registers (SFRs)** for details.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet1 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to **6. Voltage Detection Circuit** for details of voltage monitor 1 reset.

5.5 Voltage Monitor 2 Reset

A reset is applied using the on-chip voltage detection 2 circuit. The voltage detection 2 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet2.

When the input voltage to the VCC pin reaches the Vdet2 level or below, the pins, CPU, and SFR are reset and the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

The voltage monitor 2 does not reset some SFRs. Refer to **4. Special Function Registers (SFRs)** for details.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet2 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to **6. Voltage Detection Circuit** for details of voltage monitor 2 reset.

5.6 Watchdog Timer Reset

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins, CPU, and SFR if the watchdog timer underflows. Then the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.
The watchdog timer reset does not reset some SFRs. Refer to **4. Special Function Registers (SFRs)** for details.
The internal RAM is not reset. When the watchdog timer underflows, the contents of internal RAM are undefined.
Refer to **15. Watchdog Timer** for details of the watchdog timer.

5.7 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFR. The program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected for the CPU clock.
The software reset does not reset some SFRs. Refer to **4. Special Function Registers (SFRs)** for details.
The internal RAM is not reset.

6. Voltage Detection Circuit

The voltage detection circuit monitors the input voltage to the VCC pin. This circuit can be used to monitor the VCC input voltage by a program. Alternately, voltage monitor 0 reset, voltage monitor 1 interrupt, voltage monitor 1 reset, voltage monitor 2 interrupt, and voltage monitor 2 reset can also be used.
Table 6.1 lists the Specifications of Voltage Detection Circuit and Figures 6.1 to 6.4 show the Block Diagrams. Figures 6.5 to 6.8 show the Associated Registers.

Table 6.1 Specifications of Voltage Detection Circuit

Item		Voltage Detection 0	Voltage Detection 1	Voltage Detection 2
VCC Monitor	Voltage to monitor	Vdet0	Vdet1	Vdet2
	Detection target	Whether passing through Vdet0 by rising or falling	Passing through Vdet1 by rising or falling	Passing through Vdet2 by rising or falling
	Monitor	None	VW1C3 bit in VW1C register	VCA13 bit in VCA1 register
			Whether VCC is higher or lower than Vdet1	Whether VCC is higher or lower than Vdet2
Process When Voltage is Detected	Reset	Voltage monitor 0 reset	Voltage monitor 1 reset	Voltage monitor 2 reset
		Reset at Vdet0 > VCC; restart CPU operation at VCC > Vdet0	Reset at Vdet1 > VCC; restart CPU operation after a specified time	Reset at Vdet2 > VCC; restart CPU operation after a specified time
	Interrupt	None	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt
			Interrupt request at Vdet1 > VCC and VCC > Vdet1 when digital filter is enabled; interrupt request at Vdet1 > VCC or VCC > Vdet1 when digital filter is disabled	Interrupt request at Vdet2 > VCC and VCC > Vdet2 when digital filter is enabled; interrupt request at Vdet2 > VCC or VCC > Vdet2 when digital filter is disabled
Digital Filter	Switch enabled/disabled	Available	Available	Available
	Sampling time	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8



Figure 6.1 Block Diagram of Voltage Detection Circuit



Figure 6.2 Block Diagram of Voltage Monitor 0 Reset Generation Circuit



Figure 6.3 Block Diagram of Voltage Monitor 1 Interrupt/Reset Generation Circuit



Figure 6.4 Block Diagram of Voltage Monitor 2 Interrupt/Reset Generation Circuit

Voltage Detection Register 1



Symbol	Address	After Reset(2)
VCA1	0031h	00001000b

Bit Symbol	Bit Name	Function	RW
— (b2-b0)	Reserved bits	Set to 0.	RW
VCA13	Voltage detection 2 signal monitor flag(1)	0 : VCC < Vdet2 1 : VCC ≥ Vdet2 or voltage detection 2 circuit disabled	RO
— (b7-b4)	Reserved bits	Set to 0.	RW

NOTES:
1. The VCA13 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled). The VCA13 bit is set to 1 (VCC ≥ Vdet 2) when the VCA27 bit in the VCA2 register is set to 0 (voltage detection 2 circuit disabled).
2. The software reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.

Voltage Detection Register 2(1)



Symbol	Address	After Reset(5)
VCA2	0032h	The LVD0ON bit in the OFS register is set to 1 and hardware reset : 00h Power-on reset, voltage monitor 0 reset or LVD0ON bit in the OFS register is set to 0, and hardware reset : 00100000b

Bit Symbol	Bit Name	Function	RW
VCA20	Internal power low consumption enable bit(6)	0 : Disables low consumption 1 : Enables low consumption	RW
— (b4-b1)	Reserved bits	Set to 0.	RW
VCA25	Voltage detection 0 enable bit(2)	0 : Voltage detection 0 circuit disabled 1 : Voltage detection 0 circuit enabled	RW
VCA26	Voltage detection 1 enable bit(3)	0 : Voltage detection 1 circuit disabled 1 : Voltage detection 1 circuit enabled	RW
VCA27	Voltage detection 2 enable bit(4)	0 : Voltage detection 2 circuit disabled 1 : Voltage detection 2 circuit enabled	RW

NOTES:
1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VCA2 register.
2. To use the voltage monitor 0 reset, set the VCA25 bit to 1.
   After the VCA25 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
3. To use the voltage monitor 1 interrupt/reset or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1.
   After the VCA26 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
4. To use the voltage monitor 2 interrupt/reset or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1.
   After the VCA27 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.
6. Use the VCA20 bit only when entering to wait mode. To set the VCA20 bit, follow the procedure shown in **Figure 10.9 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit**.

Figure 6.5 Registers VCA1 and VCA2

Voltage Monitor 0 Circuit Control Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
					0		

Symbol	Address	After Reset(2)
VW0C	0038h	The LVD0ON bit in the OFS register is set to 1 and hardware reset : 0000X000b Power-on reset, voltage monitor 0 reset or LVD0ON bit in the OFS register is set to 0, and hardware reset : 0100X001b

Bit Symbol	Bit Name	Function	RW
VW0C0	Voltage monitor 0 reset enable bit(3)	0 : Disable 1 : Enable	RW
VW0C1	Voltage monitor 0 digital filter disable mode select bit	0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled)	RW
VW0C2	Reserved bit	Set to 0.	RW
— (b3)	Reserved bit	When read, the content is undefined.	RO
VW0F0	Sampling clock select bits	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2 1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RW
VW0F1			RW
VW0C6	Voltage monitor 0 circuit mode select bit	When the VW0C0 bit is set to 1 (voltage monitor 0 reset enabled), set to 1.	RW
VW0C7	Voltage monitor 0 reset generation condition select bit(4)	When the VW0C1 bit is set to 1 (digital filter disabled mode), set to 1.	RW

NOTES:
1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VW0C register.
2. The value remains unchanged after a software reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset.
3. The VW0C0 bit is enabled when the VCA25 bit in the VCA2 register is set to 1 (voltage detection 0 circuit enabled). Set the VW0C0 bit to 0 (disable), when the VCA25 bit is set to 0 (voltage detection 0 circuit disabled).
4. The VW0C7 bit is enabled when the VW0C1 bit set to 1 (digital filter disabled mode).

Figure 6.6 VW0C Register

Voltage Monitor 1 Circuit Control Register(1)



Symbol	Address	After Reset(8)
VW1C	0036h	00001000b

Bit Symbol	Bit Name	Function	RW
VW1C0	Voltage monitor 1 interrupt/reset enable bit(6)	0 : Disable 1 : Enable	RW
VW1C1	Voltage monitor 1 digital filter disable mode select bit(2)	0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled)	RW
VW1C2	Voltage change detection flag(3, 4, 8)	0 : Not detected 1 : Vdet1 crossing detected	RW
VW1C3	Voltage detection 1 signal monitor flag(3, 8)	0 : VCC < Vdet1 1 : VCC ≥ Vdet1 or voltage detection 1 circuit disabled	RO
VW1F0	Sampling clock select bits	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2 1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RW
VW1F1			RW
VW1C6	Voltage monitor 1 circuit mode select bit(5)	0 : Voltage monitor 1 interrupt mode 1 : Voltage monitor 1 reset mode	RW
VW1C7	Voltage monitor 1 interrupt/reset generation condition select bit(7, 9)	0 : When VCC reaches Vdet1 or above 1 : When VCC reaches Vdet1 or below	RW

NOTES:
1. Set the PRC3 bit in the PRCR register to 1 (rewrite enable) before writing to the VW1C register.
2. To use the voltage monitor 1 interrupt to exit stop mode and to return again, write 0 to the VW1C1 bit before writing 1.
3. Bits VW1C2 and VW1C3 are enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled).
4. Set this bit to 0 by a program. When 0 is written by a program, it is set to 0 (and remains unchanged even if 1 is written to it).
5. The VW1C6 bit is enabled when the VW1C0 bit is set to 1 (voltage monitor 1 interrupt/enabled reset).
6. The VW1C0 bit is enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled). Set the VW1C0 bit to 0 (disable) when the VCA26 bit is set to 0 (voltage detection 1 circuit disabled).
7. The VW1C7 bit is enabled when the VW1C1 bit is set to 1 (digital filter disabled mode).
8. Bits VW1C2 and VW1C3 remain unchanged after a software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset.
9. When the VW1C6 bit is set to 1 (voltage monitor 1 reset mode), set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below). (Do not set to 0.)

Figure 6.7 VW1C Register

Voltage Monitor 2 Circuit Control Register(1)



Symbol	Address	After Reset(8)
VW2C	0037h	00h

Bit Symbol	Bit Name	Function	RW
VW2C0	Voltage monitor 2 interrupt/reset enable bit(6)	0 : Disable 1 : Enable	RW
VW2C1	Voltage monitor 2 digital filter disable mode select bit(2)	0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled)	RW
VW2C2	Voltage change detection flag(3, 4, 8)	0 : Not detected 1 : VCC has crossed Vdet2	RW
VW2C3	WDT detection flag(4, 8)	0 : Not detected 1 : Detected	RW
VW2F0	Sampling clock select bits	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2 1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RW
VW2F1			RW
VW2C6	Voltage monitor 2 circuit mode select bit(5)	0 : Voltage monitor 2 interrupt mode 1 : Voltage monitor 2 reset mode	RW
VW2C7	Voltage monitor 2 interrupt/reset generation condition select bit(7, 9)	0 : When VCC reaches Vdet2 or above 1 : When VCC reaches Vdet2 or below	RW

NOTES:
1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VW2C register.
2. To use the voltage monitor 2 interrupt to exit stop mode and to return again, write 0 to the VW2C1 bit before writing 1.
3. The VW2C2 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled).
4. Set this bit to 0 by a program. When 0 is written by a program, it is set to 0 (and remains unchanged even if 1 is written to it).
5. The VW2C6 bit is enabled when the VW2C0 bit is set to 1 (voltage monitor 2 interrupt/enables reset).
6. The VW2C0 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled). Set the VW2C0 bit to 0 (disable) when the VCA27 bit is set to 0 (voltage detection 2 circuit disabled).
7. The VW2C7 bit is enabled when the VW2C1 bit is set to 1 (digital filter disabled mode).
8. Bits VW2C2 and VW2C3 remain unchanged after a software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset.
9. When the VW2C6 bit is set to 1 (voltage monitor 2 reset mode), set the VW2C7 bit to 1 (when VCC reaches Vdet2 or below). (Do not set to 0.)

Figure 6.8 VW2C Register

6.1 VCC Input Voltage

6.1.1 Monitoring Vdet0

Vdet0 cannot be monitored.

6.1.2 Monitoring Vdet1

Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled). After td(E-A) has elapsed (refer to **22. Electrical Characteristics**), Vdet1 can be monitored by the VW1C3 bit in the VW1C register.

6.1.3 Monitoring Vdet2

Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled). After td(E-A) has elapsed (refer to **22. Electrical Characteristics**), Vdet2 can be monitored by the VCA13 bit in the VCA1 register.

6.2 Voltage Monitor 0 Reset

Table 6.2 lists the Procedure for Setting Bits Associated with Voltage Monitor Reset and Figure 6.9 shows an Example of Voltage Monitor 0 Reset Operation. To use the voltage monitor 0 reset to exit stop mode, set the VW0C1 bit in the VW0C register to 1 (digital filter disabled).

Table 6.2 Procedure for Setting Bits Associated with Voltage Monitor Reset

Step	When Using Digital Filter	When Not Using Digital Filter
1	Set the VCA25 bit in the VCA2 register to 1 (voltage detection 0 circuit enabled)	
2	Wait for td(E-A)	
3	Select the sampling clock of the digital filter by the VW0F0 to VW0F1 bits in the VW0C register	Set the VW0C7 bit in the VW0C register to 1
4(1)	Set the VW0C1 bit in the VW0C register to 0 (digital filter enabled)	Set the VW0C1 bit in the VW0C register to 1 (digital filter disabled)
5(1)	Set the VW0C6 bit in the VW0C register to 1 (voltage monitor 0 reset mode)	
6	Set the VW0C2 bit in the VW0C register to 0	
7	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)	–
8	Wait for 4 cycles of the sampling clock of the digital filter	– (No wait time required)
9	Set the VW0C0 bit in the VW0C register to 1 (voltage monitor 0 reset enabled)	

NOTE:
1. When the VW0C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).



Figure 6.9 Example of Voltage Monitor 0 Reset Operation

6.3 Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset

Table 6.3 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt and Reset. Figure 6.10 shows an Example of Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset Operation. To use the voltage monitor 1 interrupt or voltage monitor 1 reset to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

Table 6.3 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt and Reset

Step	When Using Digital Filter		When Not Using Digital Filter	
	Voltage Monitor 1 Interrupt	Voltage Monitor 1 Reset	Voltage Monitor 1 Interrupt	Voltage Monitor 1 Reset
1	Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled)			
2	Wait for td(E-A)			
3	Select the sampling clock of the digital filter by the VW1F0 to VW1F1 bits in the VW1C register		Select the timing of the interrupt and reset request by the VW1C7 bit in the VW1C register(1)	
4(2)	Set the VW1C1 bit in the VW1C register to 0 (digital filter enabled)		Set the VW1C1 bit in the VW1C register to 1 (digital filter disabled)	
5(2)	Set the VW1C6 bit in the VW1C register to 0 (voltage monitor 1 interrupt mode)	Set the VW1C6 bit in the VW1C register to 1 (voltage monitor 1 reset mode)	Set the VW1C6 bit in the VW1C register to 0 (voltage monitor 1 interrupt mode)	Set the VW1C6 bit in the VW1C register to 1 (voltage monitor 1 reset mode)
6	Set the VW1C2 bit in the VW1C register to 0 (passing of Vdet1 is not detected)			
7	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)		–	
8	Wait for 4 cycles of the sampling clock of the digital filter		– (No wait time required)	
9	Set the VW1C0 bit in the VW1C register to 1 (voltage monitor 1 interrupt/reset enabled)			

NOTES:
1. Set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below) for the voltage monitor 1 reset.
2. When the VW1C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).



VW1C1, VW1C2, VW1C3, VW1C6, VW1C7: Bit in VW1C Register

The above applies under the following conditions.
- VCA26 bit in VCA2 register = 1 (voltage detection 1 circuit enabled)
- VW1C0 bit in VW1C register = 1 (voltage monitor 1 interrupt and voltage monitor 1 reset enabled)

NOTE:
1. If voltage monitor 0 reset is not used, set the power supply to VCC ≥ 2.2.

Figure 6.10 Example of Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset Operation

6.4 Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset

Table 6.4 lists the Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt and Reset. Figure 6.11 shows an Example of Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset Operation. To use the voltage monitor 2 interrupt or voltage monitor 2 reset to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).

Table 6.4 Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt and Reset

Step	When Using Digital Filter		When Not Using Digital Filter	
	Voltage Monitor 2 Interrupt	Voltage Monitor 2 Reset	Voltage Monitor 2 Interrupt	Voltage Monitor 2 Reset
1	Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled)			
2	Wait for td(E-A)			
3	Select the sampling clock of the digital filter by the VW2F0 to VW2F1 bits in the VW2C register		Select the timing of the interrupt and reset request by the VW2C7 bit in the VW2C register(1)	
4	Set the VW2C1 bit in the VW2C register to 0 (digital filter enabled)		Set the VW2C1 bit in the VW2C register to 1 (digital filter disabled)	
5(2)	Set the VW2C6 bit in the VW2C register to 0 (voltage monitor 2 interrupt mode)	Set the VW2C6 bit in the VW2C register to 1 (voltage monitor 2 reset mode)	Set the VW2C6 bit in the VW2C register to 0 (voltage monitor 2 interrupt mode)	Set the VW2C6 bit in the VW2C register to 1 (voltage monitor 2 reset mode)
6	Set the VW2C2 bit in the VW2C register to 0 (passing of Vdet2 is not detected)			
7	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)		–	
8	Wait for 4 cycles of the sampling clock of the digital filter		– (No wait time required)	
9	Set the VW2C0 bit in the VW2C register to 1 (voltage monitor 2 interrupt/reset enabled)			

NOTES:
1. Set the VW2C7 bit to 1 (when VCC reaches Vdet2 or below) for the voltage monitor 2 reset.
2. When the VW2C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).



VCA13: Bit in VCA1 register
VW2C1, VW2C2, VW2C6, VW2C7: Bits in VW2C register

The above applies under the following conditions.
- VCA27 bit in VCA2 register = 1 (voltage detection 2 circuit enabled)
- VW2C0 bit in VW2C register = 1 (voltage monitor 2 interrupt and voltage monitor 2 reset enabled)

NOTE:
1. When voltage monitor 0 reset is not used, set the power supply to VCC ≥ 2.2.

Figure 6.11 Example of Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset Operation

7. Programmable I/O Ports

There are 25 programmable Input/Output ports (I/O ports) P0_0 to P0_3, P0_5, P1, P2, P3_3 to P3_5, P4_5. Also, if the XIN clock oscillation circuit is not used, P4_6 and P4_7 can be used as input-only ports. If the A/D converter is not used, P4_2 can be used as an input-only port.
Table 7.1 lists an Overview of Programmable I/O Ports.

Table 7.1 Overview of Programmable I/O Ports

Ports	I/O	Type of Output	I/O Setting	Internal Pull-Up Resister
P0_0 to P0_3, P1, P2	I/O	CMOS3 State	Set per bit	Set every 4 bits(1)
P3_4, P3_5	I/O	CMOS3 State	Set per bit	Set every 2 bits(1)
P0_5, P3_3, P4_5	I/O	CMOS3 State	Set per bit	Set every bit(1)
P4_2, P4_6(2), P4_7(2)	I	(No output function)	None	None

NOTES:
1. In input mode, whether an internal pull-up resistor is connected or not can be selected by registers PUR0, and PUR1.
2. When the XIN clock oscillation circuit is not used, these ports can be used as the input-only ports.

7.1 Functions of Programmable I/O Ports

The PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4) register controls I/O of the ports P0_0 to P0_3, P0_5, P1, P2, P3_3 to P3_5, P4_5. The Pi register consists of a port latch to hold output data and a circuit to read pin states.
Figures 7.1 to 7.6 show the Configurations of Programmable I/O Ports. Table 7.2 lists the Functions of Programmable I/O Ports. Also, Figure 7.8 shows the PDi (i = 0 to 4) Registers. Figure 7.9 shows the Pi (i = 0 to 4) Registers, Figure 7.10 shows the P2DRR Register, Figure 7.11 shows Registers PINSR1, PINSR2, PINSR3, and PMR, Figure 7.12 shows Registers PUR0, and PUR1.

Table 7.2 Functions of Programmable I/O Ports

Operation When Accessing Pi Register	Value of PDi_j Bit in PDi Register(1)	
	When PDi_j Bit is Set to 0 (Input Mode)	When PDi_j Bit is Set to 1 (Output Mode)
Reading	Read pin input level	Read the port latch
Writing	Write to the port latch	Write to the port latch. The value written to the port latch is output from the pin.

i = 0 to 4, j = 0 to 7
NOTE:
1. Nothing is assigned to the following bits:
PD0_4, PD0_6, PD0_7, PD3_0 to PD3_2, PD3_6, PD3_7, PD4_0 to PD4_4, PD4_6, PD4_7

7.2 Effect on Peripheral Functions

Programmable I/O ports function as I/O ports for peripheral functions (Refer to **Table 1.7 Pin Name Information by Pin Number**).
Table 7.3 lists the Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, j = 0 to 7).
Refer to the description of each function for information on how to set peripheral functions.

Table 7.3 Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, j = 0 to 7)

I/O of Peripheral Functions	PDi_j Bit Settings for Shared Pin Functions
Input	Set this bit to 0 (input mode).
Output	This bit can be set to either 0 or 1 (output regardless of the port setting)

7.3 Pins Other than Programmable I/O Ports

Figure 7.7 shows the Configuration of I/O Pins.



Figure 7.1 Configuration of Programmable I/O Ports (1)



Figure 7.2 Configuration of Programmable I/O Ports (2)



Figure 7.3 Configuration of Programmable I/O Ports (3)



Figure 7.4 Configuration of Programmable I/O Ports (4)



Figure 7.5 Configuration of Programmable I/O Ports (5)



Figure 7.6 Configuration of Programmable I/O Ports (6)



Figure 7.7 Configuration of I/O Pins

Port Pi Direction Register (i = 0 to 4)



Symbol	Address	After Reset
PD0(1)	00E2h	00h
PD1	00E3h	00h
PD2	00E6h	00h
PD3(2)	00E7h	00h
PD4(3)	00EAh	00h

Bit Symbol	Bit Name	Function	RW
PDi_0	Port Pi_0 direction bit	0 : Input mode (functions as an input port) 1 : Output mode (functions as an output port)	RW
PDi_1	Port Pi_1 direction bit		RW
PDi_2	Port Pi_2 direction bit		RW
PDi_3	Port Pi_3 direction bit		RW
PDi_4	Port Pi_4 direction bit		RW
PDi_5	Port Pi_5 direction bit		RW
PDi_6	Port Pi_6 direction bit		RW
PDi_7	Port Pi_7 direction bit		RW

NOTES:

1. Write to the PD0 register with the next instruction after that used to set the PRC2 bit in the PRCR register to 1 (write enabled).
   Bits PD0_4, PD0_6, and PD0_7 in the PD0 register are unavailable on this MCU.
   If it is necessary to set bits PD0_4, PD0_6, and PD0_7 in the PD0 register, set to 0 (input mode). When read, the content is 0.
2. Bits PD3_0 to PD3_2, PD3_6, and PD3_7 in the PD3 register are unavailable on this MCU.
   If it is necessary to set bits PD3_0 to PD3_2, PD3_6, and PD3_7 in the PD3 register, set to 0 (input mode). When read, the content is 0.
3. Bits PD4_0 to PD4_4, PD4_6, and PD4_7 in the PD4 register are unavailable on this MCU.
   If it is necessary to set bits PD4_0 to PD4_4, PD4_6, and PD4_7 in the PD4 register, set to 0 (input mode). When read, the content is 0.

Figure 7.8 PDi (i = 0 to 4) Registers

Port Pi Register (i = 0 to 4)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
P0(1)	00E0h	Undefined
P1	00E1h	Undefined
P2	00E4h	Undefined
P3(2)	00E5h	Undefined
P4(3)	00E8h	Undefined

Bit Symbol	Bit Name	Function	RW
Pi_0	Port Pi_0 bit	The pin level of any I/O port which is set to input mode can be read by reading the corresponding bit in this register. The pin level of any I/O port which is set to output mode can be controlled by writing to the corresponding bit in this register. 0 : "L" level 1 : "H" level	RW
Pi_1	Port Pi_1 bit		RW
Pi_2	Port Pi_2 bit		RW
Pi_3	Port Pi_3 bit		RW
Pi_4	Port Pi_4 bit		RW
Pi_5	Port Pi_5 bit		RW
Pi_6	Port Pi_6 bit		RW
Pi_7	Port Pi_7 bit		RW

NOTES:
1. Bits P0_4, P0_6, and P0_7 in the P0 register are unavailable on this MCU.
   If it is necessary to set bits P0_4, P0_6, and P0_7, set to 0 ("L" level). When read, the content is 0.
2. Bits P3_0 to P3_2, P3_6, and P3_7 in the P3 register are unavailable on this MCU.
   If it is necessary to set bits P3_0 to P3_2, P3_6, and P3_7, set to 0 ("L" level). When read, the content is 0.
3. Bits P4_0, P4_1, P4_3, and P4_4 in the P4 register are unavailable on this MCU.
   If it is necessary to set bits P4_0, P4_1, P4_3, and P4_4, set to 0 ("L" level). When read, the content is 0.

Figure 7.9 Pi (i = 0 to 4) Registers

Port P2 Drive Capacity Control Register

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
P2DRR	00F4h	00h

Bit Symbol	Bit Name	Function	RW
P2DRR0	P2_0 drive capacity	Set P2 output transistor drive capacity 0 : Low 1 : High(1)	RW
P2DRR1	P2_1 drive capacity		RW
P2DRR2	P2_2 drive capacity		RW
P2DRR3	P2_3 drive capacity		RW
P2DRR4	P2_4 drive capacity		RW
P2DRR5	P2_5 drive capacity		RW
P2DRR6	P2_6 drive capacity		RW
P2DRR7	P2_7 drive capacity		RW

NOTE:
1. Both "H" and "L" output are set to high drive capacity.

Figure 7.10 P2DRR Register

Pin Select Register 1

b7 b0

Symbol	Address	After Reset
PINSR1	00F5h	Undefined

Function	RW
Set to “70h” when using UART2. Do not set values other than “70h”. When read, its content is undefined.	WO

Pin Select Register 2

b7 b0

Symbol	Address	After Reset
PINSR2	00F6h	Undefined

Function	RW
Set to “40h” when using Timer RB. Do not set values other than “40h”. When read, its content is undefined.	WO

Pin Select Register 3

b7 b0

Symbol	Address	After Reset
PINSR3	00F7h	Undefined

Function	RW
Set to “1Fh” when using Timer RC. Do not set values other than “1Fh”. When read, its content is undefined.	WO

Port Mode Register

b7 b0

Symbol	Address	After Reset
PMR	00F8h	00h

Function	RW
Set to “04h” when using $\overline{\text{INT3}}$. Do not set values other than “04h”. When read, its content is undefined.	WO

Figure 7.11 Registers PINSR1, PINSR2, PINSR3, and PMR

Pull-Up Control Register 0



Symbol	Address	After Reset
PUR0	00FCh	00h

Bit Symbol	Bit Name	Function	RW
PU00	P0_0 to P0_3 pull-up(1)	0 : Not pulled up 1 : Pulled up	RW
PU01	P0_5 pull-up(1)		RW
PU02	P1_0 to P1_3 pull-up(1)		RW
PU03	P1_4 to P1_7 pull-up(1)		RW
PU04	P2_0 to P2_3 pull-up(1)		RW
PU05	P2_4 to P2_7 pull-up(1)		RW
PU06	P3_3 pll-up(1)		RW
PU07	P3_4 to P3_5 pll-up(1)		RW

NOTE:
1. When this bit is set to 1 (pulled up), the pin w hose direction bit is set to 0 (input mode) is pulled up.

Pull-Up Control Register 1



Symbol	Address	After Reset
PUR1	00FDh	XX000000b

Bit Symbol	Bit Name	Function	RW
— (b0)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—
PU11	P4_5 pull-up(1)	0 : Not pulled up 1 : Pulled up	RW
— (b7-b2)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—

NOTE:
1. When this bit is set to 1 (pulled up), the pin w hose direction bit is set to 0 (input mode) is pulled up.

Figure 7.12 Registers PUR0, and PUR1

7.4 Port settings

Tables 7.4 to 7.36 list the port settings.

Table 7.4 Port P0_0/AN7

Register	PD0	ADCON0				Function
Bit	PD0_0	CH2	CH1	CH0	ADGSEL0	
Setting Value	0	X	X	X	X	Input port(1)
	1	X	X	X	X	Output port
	0	1	1	1	0	A/D converter input (AN7)

X: 0 or 1
NOTE:
1. Pulled up by setting the PU00 bit in the PUR0 register to 1.

Table 7.5 Port P0_1/AN6/TXD2

Register	PD0	ADCON0				U2MR			Function
Bit	PD0_1	CH2	CH1	CH0	ADGSEL0	SMD2	SMD1	SMD0	
Setting Value	0	X	X	X	X	X	X	X	Input port(1)
	1	X	X	X	X	X	X	X	Output port
	X	X	X	X	X	0	0	1	TXD2 output(2, 3)
						1		0	
								1	
							1	0	
	0	1	1	0	0	X	X	X	A/D converter input (AN6)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
2. N-channel open drain output by setting the NCH bit in the U2C0 register to 1.
3. To use the UART2, set the PINSR1 register to “70h”.

Table 7.6 Port P0_2/AN5/RXD2

Register	PD0	ADCON0				Function
Bit	PD0_2	CH2	CH1	CH0	ADGSEL0	
Setting Value	0	X	X	X	X	Input port(1)
	1	X	X	X	X	Output port
	0	1	0	1	0	A/D converter input (AN5)
	0	X	X	X	X	RXD2 output(2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
2. To use the UART2, set the PINSR1 register to “70h”.

Table 7.7 Port P0_3/AN4/CLK2

Register	PD0	ADCON0				U2MR				Function
Bit	PD0_3	CH2	CH1	CH0	ADGSEL0	SMD2	SMD1	SMD0	CKDIR	
Setting Value	0	X	X	X	X	X	X	X	X	Input port(1)
	1	X	X	X	X	Other than 001b			X	Output port
	0	X	X	X	X	X	X	X	1	CLK2 (external clock) input(2)
	X	X	X	X	X	0	0	1	0	CLK2 (internal clock) output(2)
	0	1	0	0	0	X	X	X	X	A/D converter input (AN4)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
2. To use the UART2, set the PINSR1 register to “70h”.

Table 7.8 Port P0_5/AN2

Register	PD0	ADCON0				Function
Bit	PD0_5	CH2	CH1	CH0	ADGSEL0	
Setting Value	0	X	X	X	X	Input port(1)
	1	X	X	X	X	Output port
	0	0	1	0	0	A/D converter input (AN2)

X: 0 or 1
NOTE:
1. Pulled up by setting the PU01 bit in the PUR0 register to 1.

Table 7.9 Port P1_0/AN8/$\overline{KI0}$

Register	PD0	KIEN	ADCON0				Function
Bit	PD0_3	KI0EN	CH2	CH1	CH0	ADGSEL0	
Setting Value	0	0	X	X	X	X	Input port(1)
	1	0	X	X	X	X	Output port
	0	1	X	X	X	X	$\overline{KI0}$ input
	0	0	1	0	0	1	A/D converter input (AN8)

X: 0 or 1
NOTE:
1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

Table 7.10 Port P1_1/AN9/$\overline{KI1}$/TRCIOA/TRCTRG

Register	PD1	KIEN	Timer RC Setting	ADCON0				Function
Bit	PD1_1	KI1EN	–	CH2	CH1	CH0	ADGSEL0	
Setting value	0	0	Other than TRCIOA usage conditions	X	X	X	X	Input port(1)
	1	0	Other than TRCIOA usage conditions	X	X	X	X	Output port
	0	0	Other than TRCIOA usage conditions	1	0	1	1	A/D converter input (AN9)
	0	1	Other than TRCIOA usage conditions	X	X	X	X	$\overline{KI1}$ input(1)
	X	0	Refer to **Table 7.11 TRCIOA Pin Setting**	X	X	X	X	TRCIOA output(2)
	0	0	Refer to **Table 7.11 TRCIOA Pin Setting**	X	X	X	X	TRCIOA input(1, 2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU02 bit in the PUR0 register to 1.
2. To use the Timer RC, set the PINSR3 register to “1Fh”.

Table 7.11 TRCIOA Pin Setting

Register	TRCOER	TRCMR	TRCIOR0			TRCCR2		Function
Bit	EA	PWM2	IOA2	IOA1	IOA0	TCEG1	TCEG0	
Setting value	0	1	0	0	1	X	X	Timer waveform output (output compare function)
			0	1	X	X	X	
	0	1	1	X	X	X	X	Timer mode (input capture function)
	1					X	X	
	1	0	X	X	X	0	1	PWM2 mode TRCTRG input
						1	X	
	Other than above							Other than TRCIOA usage conditions

X: 0 or 1

Table 7.12 Port P1_2/AN10/$\overline{\text{KI2}}$/TRCIOB

Register	PD1	KIEN	Timer RC Setting	ADCON0				Function
Bit	PD1_2	KI2EN	–	CH2	CH1	CH0	ADGSEL0	
Setting value	0	0	Other than TRCIOB usage conditions	X	X	X	X	Input port(1)
	1	0	Other than TRCIOB usage conditions	X	X	X	X	Output port
	0	0	Other than TRCIOB usage conditions	1	1	0	1	A/D converter input (AN10)
	0	1	Other than TRCIOB usage conditions	X	X	X	X	$\overline{\text{KI2}}$ input(1)
	X	0	Refer to **Table 7.13 TRCIOB Pin Setting**	X	X	X	X	TRCIOB output(2)
	0	0	Refer to **Table 7.13 TRCIOB Pin Setting**	X	X	X	X	TRCIOB input(1, 2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU02 bit in the PUR0 register to 1.
2. To use the Timer RC, set the PINSR3 register to “1Fh”.

Table 7.13 TRCIOB Pin Setting

Register	TRCOER	TRCMR		TRCIOR0			Function
Bit	EB	PWM2	PWMB	IOB2	IOB1	IOB0	
Setting value	0	0	X	X	X	X	PWM2 mode waveform output
	0	1	1	X	X	X	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
				0	1	X	
	0	1	0	1	X	X	Timer mode (input capture function)
	1						
	Other than above						Other than TRCIOB usage conditions

X: 0 or 1

Table 7.14 Port P1_3/AN11/$\overline{\text{KI3}}$/ TRBO

Register	PD1	KIEN	Timer RB Setting	ADCON0				Function
Bit	PD1_3	KI3EN	–	CH2	CH1	CH0	ADGSEL0	
Setting value	0	0	Other than TRBO usage conditions	X	X	X	X	Input port(1)
	1	0	Other than TRBO usage conditions	X	X	X	X	Output port
	0	0	Other than TRBO usage conditions	1	1	1	1	A/D converter input (AN11)
	0	1	Other than TRBO usage conditions	X	X	X	X	$\overline{\text{KI3}}$ input(1)
	X	0	Refer to **Table 7.15 TRBO Pin Setting**	X	X	X	X	TRBO output(2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU02 bit in the PUR0 register to 1.
2. To use the Timer RB, set the PINSR2 register to “40h”.

Table 7.15 TRBO Pin Setting

Register	TRBIOC	TRBMR		Function
Bit	TOCNT(1)	TMOD1	TMOD0	
Setting value	0	0	1	Programmable waveform generation mode
	0	1	0	Programmable one-shot generation mode
	0	1	1	Programmable wait one-shot generation mode
	1	0	1	P1_3 output port
	Other than above			Other than TRBO usage conditions

NOTE:
1. Set the TOCNT bit in the TRBIOC register to 0 in modes except for programmable waveform generation mode.

Table 7.16 Port P1_4/TXD0

Register	PD1	U0MR			Function
Bit	PD1_4	SMD2	SMD1	SMD0	
Setting value	0	0	0	0	Input port(1)
	1	0	0	0	Output port
	X	0	0	1	TXD0 output(2)
		1	0	0	
		1	0	1	
		1	1	0	

X: 0 or 1
NOTES:
1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
2. N-channel open drain output by setting the NCH bit in the U0C0 register to 1.

Table 7.17 Port P1_5/RXD0/(TRAIO)/($\overline{\text{INT1}}$)

Register	PD1	TRAIOC		TRAMR			INTEN	Function
Bit	PD1_5	TIOSEL	TOPCR(2)	TMOD2	TMOD1	TMOD0	INT1EN	
Setting value	0	0	X	X	X	X	X	Input port(1)
		1	1	0	0	1	0	
		1	0	0	0	0	0	
	1	0	X	X	X	X	X	Output port
		1	0	0	0	0	X	
	0	0	X	X	X	X	X	RXD0 input(1)
		1	0	Other than 001b			0	
		1	0	Other than 000b, 001b			0	TRAIO input(1)
		1	0	0	0	0	1	$\overline{\text{INT1}}$
		1	1	0	0	1	1	
		1	0	Other than 000b, 001b			1	TRAIO input/$\overline{\text{INT1}}$(1)
	X	1	0	0	0	1	X	TRAIO pulse output

X: 0 or 1
NOTES:
1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
2. Set the TOPCR bit in the TRAIOC register to 0 in modes except for pulse output mode.

Table 7.18 Port P1_6/CLK0

Register	PD1	U2MR				Function
Bit	PD1_6	SMD2	SMD1	SMD0	CKDIR	
Setting Value	0	X	X	X	X	Input port(1)
	1	Other than 001b			X	Output port
	X	0	0	1	0	CLK0 output
	0	X	X	X	1	CLK0 input(1)

X: 0 or 1
NOTE:
1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

Table 7.19 Port P1_7/TRAIO/$\overline{\text{INT1}}$

Register	PD1	TRAIOC		TRAMR			INTEN	Function
Bit	PD1_7	TIOSEL	TOPCR(2)	TMOD2	TMOD1	TMOD0	INT1EN	
Setting value	0	1	X	X	X	X	X	Input port(1)
		0	1	0	0	1	0	
		0	0	0	0	0	0	
	1	1	X	X	X	X	X	Output port
		0	0	0	0	0	X	
	0	0	0	Other than 000b, 001b			0	TRAIO input(1)
		0	0	0	0	0	1	$\overline{\text{INT1}}$
		0	1	0	0	1	1	
		0	0	Other than 000b, 001b			1	TRAIO input/$\overline{\text{INT1}}$(1)
	X	0	0	0	0	1	X	TRAIO pulse output

X: 0 or 1
NOTES:
1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
2. Set the TOPCR bit in the TRAIOC register to 0 in modes except for pulse output mode.

Table 7.20 Port P2_0/TRDIOA0/TRDCLK

Register	PD2	TRDOER1	TRDFCR				TRDIORA0			Function
Bit	PD2_0	EA0	CMD1	CMD0	STCLK	PWM3	IOA2	IOA1	IOA0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	0	1	1	X	X	Timer mode (input capture function)
	0	X	X	X	1	1	0	0	0	External clock input (TRDCLK)
	X	0	0	0	0	0	X	X	X	PWM3 mode waveform output(2)
	X	0	0	0	0	1	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1
NOTES:
1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR0 bit in the P2DRR register to 1.

Table 7.21 Port P2_1/TRDIOB0

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORA0			Function
Bit	PD2_1	EB0	CMD1	CMD0	PWM3	PWMB0	IOB2	IOB1	IOB0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output
	X	0	0	0	0	X	X	X	X	PWM3 mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1
NOTES:
1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR1 bit in the P2DRR register to 1.

Table 7.22 Port P2_2/TRDIOC0

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORC0			Function
Bit	PD2_2	EC0	CMD1	CMD0	PWM3	PWMC0	IOC2	IOC1	IOC0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR2 bit in the P2DRR register to 1.

Table 7.23 Port P2_3/TRDIOD0

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORC0			Function
Bit	PD2_3	ED0	CMD1	CMD0	PWM3	PWMD0	IOD2	IOD1	IOD0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR3 bit in the P2DRR register to 1.

Table 7.24 Port P2_4/TRDIOA1

Register	PD2	TRDOER1	TRDFCR			TRDIORA1			Function
Bit	PD2_4	EA1	CMD1	CMD0	PWM3	IOA2	IOA1	IOA0	
Setting Value	0	1	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1					
	X	0	0	1	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	0	0	1	Timer mode waveform output (output compare function)(2)
						0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR4 bit in the P2DRR register to 1.

Table 7.25 Port P2_5/TRDIOB1

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORA1			Function
Bit	PD2_5	EB1	CMD1	CMD0	PWM3	PWMB1	IOB2	IOB1	IOB0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR5 bit in the P2DRR register to 1.

Table 7.26 Port P2_6/TRDIOC1

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORC1			Function
Bit	PD2_6	EC1	CMD1	CMD0	PWM3	PWMC1	IOC2	IOC1	IOC0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR6 bit in the P2DRR register to 1.

Table 7.27 Port P2_7/TRDIOD1

Register	PD2	TRDOER1	TRDFCR			TRDPMR	TRDIORC1			Function
Bit	PD2_7	ED1	CMD1	CMD0	PWM3	PWMD1	IOD2	IOD1	IOD0	
Setting Value	0	1	X	X	X	X	X	X	X	Input port(1)
	1	1	X	X	X	X	X	X	X	Output port(2)
	0	X	0	0	1	0	1	X	X	Timer mode (input capture function)
	X	0	1	0	X	X	X	X	X	Complementary PWM mode waveform output(2)
			1	1						
	X	0	0	1	X	X	X	X	X	Reset synchronous PWM mode waveform output(2)
	X	0	0	0	1	1	X	X	X	PWM mode waveform output(2)
	X	0	0	0	1	0	0	0	1	Timer mode waveform output (output compare function)(2)
							0	1	X	

X: 0 or 1

NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR7 bit in the P2DRR register to 1.

Table 7.28 Port P3_3/$\overline{\text{INT3}}$/ TRCCLK

Register	PD3	TRCCR1			INTEN	Function
Bit	PD3_3	TCK2	TCK1	TCK0	INT3EN	
Setting Value	0	Other than 101b			0	Input port(1)
	1	Other than 101b			0	Output port
	0	Other than 101b			1	$\overline{\text{INT3}}$ input(1, 2)
	0	1	0	1	0	TRCCLK input(1, 3)

NOTES:
1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
2. To use the $\overline{\text{INT3}}$, set the PMR register to “04h”.
3. To use the Timer RC, set the PINSR3 register to “1Fh”.

Table 7.29 Port P3_4/TRCIOC

Register	PD3	Timer RC Setting	Function
Bit	PD3_3	–	
Setting Value	0	Other than TRCIOC usage conditions	Input port(1)
	1	Other than TRCIOC usage conditions	Output port
	X	Refer to **Table 7.30 TRCIOC Pin Setting**	TRCIOC output(2)
	0	Refer to **Table 7.30 TRCIOC Pin Setting**	TRCIOC input(1, 2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
2. To use the Timer RC, set the PINSR3 register to “1Fh”.

Table 7.30 TRCIOC Pin Setting

Register	TRCOER	TRCMR		TRCIOR1			Function
Bit	EC	PWM2	PWMC	IOC2	IOC1	IOC0	
Setting value	0	1	1	X	X	X	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
				0	1	X	
	0	1	0	1	X	X	Timer mode (input capture function)
	1			1	X	X	
	Other than above						Other than TRCIOC usage conditions

X: 0 or 1

Table 7.31 Port P3_5/TRCIOD

Register	PD3	Timer RC Setting	Function
Bit	PD3_5	–	
Setting Value	0	Other than TRCIOD usage conditions	Input port(1)
	1	Other than TRCIOD usage conditions	Output port
	X	Refer to **Table 7.32 TRCIOD Pin Setting**	TRCIOD output(2)
	0	Refer to **Table 7.32 TRCIOD Pin Setting**	TRCIOD input(1, 2)

X: 0 or 1
NOTES:
1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
2. To use the Timer RC, set the PINSR3 register to “1Fh”.

Table 7.32 TRCIOD Pin Setting

Register	TRCOER	TRCMR		TRCIOR1			Function
Bit	EC	PWM2	PWMD	IOC2	IOC1	IOC0	
Setting value	0	1	1	X	X	X	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
					1	X	
	0	1	0	1	X	X	Timer mode (input capture function)
	1				X	X	
	Other than above						Other than TRCIOD usage conditions

X: 0 or 1

Table 7.33 Port P4_2/VREF

Register	ADCON1	Function
Bit	VCUT	
Setting value	0	Input port
	1	Input port/VREF input

Table 7.34 Port P4_5/$\overline{\text{INT0}}$

Register	PD4	INTEN	Function
Bit	PD4_5	INT0EN	
Setting Value	0	0	Input port(1)
	1	0	Output port
	0	1	$\overline{\text{INT0}}$ input(1)

NOTE:
1. Pulled up by setting the PU11 bit in the PUR1 register to 1.

Table 7.35 Port P4_6/XIN

Register	CM0	CM1			Circuit specifications		Function
Bit	CM5	CM13	CM11	CM10	Oscillation buffer	Feedback resistor	
Setting Value	1	0	X	0	OFF	–	Input port
	0	1	0	0	ON	ON	XIN clock oscillation (on-chip feedback resistor enabled)
	0	1	1	0	ON	OFF	XIN clock oscillation (on-chip feedback resistor disabled)
	1	1	0	0	OFF	ON	External clock input
	1	1	0	0	OFF	ON	XIN clock oscillation stop (on-chip feedback resistor enabled)
	1	1	1	0	OFF	OFF	XIN clock oscillation stop (on-chip feedback resistor disabled)
	1	1	1	1	OFF	OFF	XIN clock oscillation stop (stop mode)

X: 0 or 1

Table 7.36 Port P4_7/XOUT

Register	CM0	CM1			Circuit specifications		Function
Bit	CM5	CM13	CM11	CM10	Oscillation buffer	Feedback resistor	
Setting Value	1	0	X	0	OFF	–	Input port
	0	1	0	0	ON	ON	XIN clock oscillation (on-chip feedback resistor enabled)
	0	1	1	0	ON	OFF	XIN clock oscillation (on-chip feedback resistor disabled)
	1	1	0	0	OFF	ON	External clock input
	1	1	0	0	OFF	ON	XIN clock oscillation stop (on-chip feedback resistor enabled)
	1	1	1	0	OFF	OFF	XIN clock oscillation stop (on-chip feedback resistor disabled)
	1	1	1	1	OFF	OFF	XIN clock oscillation stop (stop mode)

X: 0 or 1

7.5 Unassigned Pin Handling

Table 7.37 lists the Unassigned Pin Handling.

Table 7.37 Unassigned Pin Handling

Pin Name	Connection
Ports P0_0 to P0_3, P0_5, P1, P2, P3_3 to P3_5, P4_5	• After setting to input mode, connect each pin to VSS via a resistor (pull-down) or connect each pin to VCC via a resistor (pull-up).(2) • After setting to output mode, leave these pins open.(1,2)
Ports P4_2, P4_6, P4_7	Connect to VCC via a pull-up resistor(2)
VREF	Connect to VCC
$\overline{\text{RESET}}$ (3)	Connect to VCC via a pull-up resistor(2)

NOTES:
1. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be undefined and the power current may increase while the ports remain in input mode.
   The content of the direction registers may change due to noise or program runaway caused by noise. In order to enhance program reliability, the program should periodically repeat the setting of the direction registers.
2. Connect these unassigned pins to the MCU using the shortest wire length (2 cm or less) possible.
3. When the power-on reset function is in use.



Figure 7.13 Unassigned Pin Handling

8. Processor Mode

8.1 Processor Modes

Single-chip mode can be selected as the processor mode.
Table 8.1 lists Features of Processor Mode. Figure 8.1 shows the PM0 Register and Figure 8.2 shows the PM1 Register.

Table 8.1 Features of Processor Mode

Processor Mode	Accessible Areas	Pins Assignable as I/O Port Pins
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins

Processor Mode Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0
					0	0	0

Symbol	Address	After Reset
PM0	0004h	00h

Bit Symbol	Bit Name	Function	RW
— (b2-b0)	Reserved bits	Set to 0.	RW
PM03	Software reset bit	The MCU is reset when this bit is set to 1. When read, the content is 0.	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. Set the PRC1 bit in the PRCR register to 1 (write enable) before rewriting the PM0 register.

Figure 8.1 PM0 Register

Processor Mode Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0
0						0	0

Symbol	Address	After Reset
PM1	0005h	00h

Bit Symbol	Bit Name	Function	RW
— (b1-b0)	Reserved bits	Set to 0.	RW
PM12	WDT interrupt/reset switch bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset(2)	RW
— (b6-b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
— (b7)	Reserved bit	Set to 0.	RW

NOTES:
1. Set the PRC1 bit in the PRCR register to 1 (write enable) before rewriting the PM1 register.
2. The PM12 bit is set to 1 by a program (and remains unchanged even if 0 is written to it).
When the CSPRO bit in the CSPR register is set to 1 (count source protect mode enabled), the PM12 bit is automatically set to 1.

Figure 8.2 PM1 Register

9. Bus

The bus cycles differ when accessing ROM/RAM, and when accessing SFR.
Table 9.1 lists Bus Cycles by Access Space of the R8C/2K Group and Table 9.2 lists Bus Cycles by Access Space of the R8C/2L Group.
ROM/RAM and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are accessed twice in 8-bit units.
Table 9.3 lists Access Units and Bus Operations.

Table 9.1 Bus Cycles by Access Space of the R8C/2K Group

Access Area	Bus Cycle
SFR	2 cycles of CPU clock
ROM/RAM	1 cycle of CPU clock

Table 9.2 Bus Cycles by Access Space of the R8C/2L Group

Access Area	Bus Cycle
SFR/Data flash	2 cycles of CPU clock
Program ROM/RAM	1 cycle of CPU clock

Table 9.3 Access Units and Bus Operations

Area	SFR, data flash	ROM (program ROM), RAM
Even address Byte access		
Odd address Byte access		
Even address Word access		
Odd address Word access		

However, only following SFRs are connected with the 16-bit bus:
Timer RC: registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD
Timer RD: registers TRDi (i=0, 1), TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi
Therefore, when accessing in word (16-bit) unit, 16-bit data is accessed at a time. The bus operation is the same as "Area: SFR, data flash, even address byte access" in Table 9.3 Access Units and Bus Operations, and 16-bit data is accessed at a time.

10. Clock Generation Circuit

The clock generation circuit has:
• XIN clock oscillation circuit
• Low-speed on-chip oscillator
• High-speed on-chip oscillator
Table 10.1 lists the Specifications of Clock Generation Circuit. Figure 10.1 shows a Clock Generation Circuit. Figure 10.2 shows a Peripheral Function Clock. Figures 10.3 to 10.8 show clock associated registers.

Table 10.1 Specifications of Clock Generation Circuit

Item	XIN Clock Oscillation Circuit	On-Chip Oscillator	
		High-Speed On-Chip Oscillator	Low-Speed On-Chip Oscillator
Applications	• CPU clock source • Peripheral function clock source	• CPU clock source • Peripheral function clock source • CPU and peripheral function clock sources when XIN clock stops oscillating	• CPU clock source • Peripheral function clock source • CPU and peripheral function clock sources when XIN clock stops oscillating
Clock frequency	0 to 20 MHz	Approx. 40 MHz(3)	Approx. 125 kHz
Connectable oscillator	• Ceramic resonator • Crystal oscillator	–	–
Oscillator connect pins	XIN, XOUT(1)	–(1)	–(1)
Oscillation stop, restart function	Usable	Usable	Usable
Oscillator status after reset	Stop	Stop	Oscillate
Others	• Externally generated clock can be input(2) • On-chip feedback resistor RfXIN (connected/ not connected, selectable)	–	–

NOTES:
1. These pins can be used as P4_6 or P4_7 when using the on-chip oscillator clock as the CPU clock while the XIN clock oscillation circuit is not used.
2. Set the CM05 bit in the CM0 register to 1 (XIN clock stopped), and the CM13 bit in the CM1 register to 1 (XIN-XOUT pin) when an external clock is input.
3. The clock frequency is automatically set to up to 20 MHz by a divider when using the high-speed on-chip oscillator as the CPU clock source.



Figure 10.1 Clock Generation Circuit



Figure 10.2 Peripheral Function Clock

System Clock Control Register 0(1)



Symbol	Address	After Reset
CM0	0006h	01101000b

Bit Symbol	Bit Name	Function	RW
— (b1-b0)	Reserved bits	Set to 0.	RW
CM02	WAIT peripheral function clock stop bit	0 : Peripheral function clock does not stop in wait mode 1 : Peripheral function clock stops in wait mode	RW
— (b3)	Reserved bit	Set to 1.	RW
— (b4)	Reserved bit	Set to 0.	RW
CM05	XIN clock (XIN-XOUT) stop bit(2, 3)	0 : XIN clock oscillates 1 : XIN clock stops(4)	RW
CM06	System clock division select bit 0(5)	0 : CM16, CM17 enabled 1 : Divide-by-8 mode	RW
— (b7)	Reserved bit	Set to 0.	RW

NOTES:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the CM0 register.
2. P4_6 and P4_7 can be used as input ports when the CM05 bit is set to 1 (XIN clock stops) and the CM13 bit in the CM1 register is set to 0 (P4_6, P4_7).
3. The CM05 bit stops the XIN clock when the high-speed on-chip oscillator mode or low-speed on-chip oscillator mode is selected. Do not use this bit to detect whether the XIN clock is stopped. To stop the XIN clock, set the bits in the following order:
   (a) Set bits OCD1 to OCD0 in the OCD register to 00b.
   (b) Set the OCD2 bit to 1 (selects on-chip oscillator clock).
4. During external clock input, only the clock oscillation buffer is turned off and clock input is acknowledged.
5. When entering stop mode, the CM06 bit is set to 1 (divide-by-8 mode).

Figure 10.3 CM0 Register

System Clock Control Register 1(1)



Symbol	Address	After Reset
CM1	0007h	00100000b

Bit Symbol	Bit Name	Function	RW
CM10	All clock stop control bit(2, 3, 4)	0 : Clock operates 1 : Stops all clocks (stop mode)	RW
CM11	XIN-XOUT on-chip feedback resistor select bit	0 : On-chip feedback resistor enabled 1 : On-chip feedback resistor disabled	RW
— (b2)	Reserved bit	Set to 0.	RW
CM13	Port XIN-XOUT switch bit(3, 5)	0 : Input ports P4_6, P4_7 1 : XIN-XOUT pin	RW
CM14	Low-speed on-chip oscillation stop bit(4, 6, 7)	0 : Low-speed on-chip oscillator on 1 : Low-speed on-chip oscillator off	RW
CM15	XIN-XOUT drive capacity select bit(8)	0 : Low 1 : High	RW
CM16	System clock division select bits 1(9)	b7 b6 0 0 : No division mode 0 1 : Divide-by-2 mode 1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	RW
CM17			RW

NOTES:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the CM1 register.
2. If the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
3. When the CM10 bit is set to 1 (stop mode) and the CM13 bit is set to 1 (XIN-XOUT pin), the XOUT (P4_7) pin goes "H". When the CM13 bit is set to 0 (input ports, P4_6, P4_7), P4_7 (XOUT) enters input mode.
4. In count source protect mode (Refer to **15.2 Count Source Protection Mode Enabled**), the value remains unchanged even if bits CM10 and CM14 are set.
5. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.
6. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit is set to 1 (low-speed on-chip oscillator stopped). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
7. When using the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when using the digital filter), set the CM14 bit to 0 (low-speed on-chip oscillator on).
8. When entering stop mode, the CM15 bit is set to 1 (drive capacity high).
9. When the CM06 bit is set to 0 (bits CM16, CM17 enabled), bits CM16 to CM17 are enabled.

Figure 10.4 CM1 Register

Oscillation Stop Detection Register(1)



Symbol	Address	After Reset
OCD	000Ch	00000100b

Bit Symbol	Bit Name	Function	RW
OCD0	Oscillation stop detection enable bit(7)	0 : Oscillation stop detection function disabled(2) 1 : Oscillation stop detection function enabled	RW
OCD1	Oscillation stop detection interrupt enable bit	0 : Disabled(2) 1 : Enabled	RW
OCD2	System clock select bit(4)	0 : Selects XIN clock(7) 1 : Selects on-chip oscillator clock(3)	RW
OCD3	Clock monitor bit(5, 6)	0 : XIN clock oscillates 1 : XIN clock stops	RO
— (b7-b4)	Reserved bits	Set to 0.	RW

NOTES:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting to the OCD register.
2. Set bits OCD1 to OCD0 to 00b before entering stop mode, high-speed on-chip oscillator mode, or low-speed on-chip oscillator mode (XIN clock stops).
3. The CM14 bit is set to 0 (low-speed on-chip oscillator on) if the OCD2 bit is set to 1 (on-chip oscillator clock selected).
4. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) if a XIN clock oscillation stop is detected while bits OCD1 to OCD0 are set to 11b. If the OCD3 bit is set to 1 (XIN clock stopped), the OCD2 bit remains unchanged even when set to 0 (XIN clock selected).
5. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
6. The OCD3 bit remains 0 (XIN clock oscillates) if bits OCD1 to OCD0 are set to 00b.
7. Refer to **Figure 10.14 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock** for the switching procedure when the XIN clock re-oscillates after detecting an oscillation stop.

Figure 10.5 OCD Register

High-Speed On-Chip Oscillator Control Register 0(1)



Symbol	Address	After Reset
FRA0	0023h	00h

Bit Symbol	Bit Name	Function	RW
FRA00	High-speed on-chip oscillator enable bit	0 : High-speed on-chip oscillator off 1 : High-speed on-chip oscillator on	RW
FRA01	High-speed on-chip oscillator select bit(2)	0 : Selects low-speed on-chip oscillator(3) 1 : Selects high-speed on-chip oscillator	RW
— (b7-b2)	Reserved bits	Set to 0.	RW

NOTES:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the FRA0 register.
2. Change the FRA01 bit under the following conditions.
   - FRA00 = 1 (high-speed on-chip oscillation)
   - The CM14 bit in the CM1 register = 0 (low-speed on-chip oscillator on)
   - Bits FRA22 to FRA20 in the FRA2 register:

All divide ratio mode settings are supported when VCC = 3.0 V to 5.5 V	000b to 111b
Divide ratio of 4 or more when VCC = 2.7 V to 5.5 V	010b to 111b (divide by 4 or more)
Divide ratio of 8 or more when VCC = 2.2 V to 5.5 V	110b to 111b (divide by 8 or more)

3. When setting the FRA01 bit to 0 (low-speed on-chip oscillator selected), do not set the FRA00 bit to 0 (high-speed on-chip oscillator off) at the same time. Set the FRA00 bit to 0 after setting the FRA01 bit to 0.

High-Speed On-Chip Oscillator Control Register 1(1)



Symbol	Address	After Reset
FRA1	0024h	When Shipping

Function	RW
The frequency of the high-speed on-chip oscillator is adjusted with bits 0 to 7. High-speed on-chip oscillator frequency = 40 MHz (FRA1 register = value when shipping) Setting the FRA1 register to a lower value results in a higher frequency. Setting the FRA1 register to a higher value results in a lower frequency.(2)	RW

NOTES:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the FRA1 register.
2. When changing the values of the FRA1 register, adjust the FRA1 register so that the frequency of the high-speed on-chip oscillator clock will be 40 MHz or less.

Figure 10.6 Registers FRA0 and FRA1

High-Speed On-Chip Oscillator Control Register 2(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0			

Symbol	Address	After Reset
FRA2	0025h	00h

Bit Symbol	Bit Name	Function	RW
FRA20	High-speed on-chip oscillator frequency switching bits	Selects the dividing ratio for the high-speed on-chip oscillator clock. b2 b1 b0 0 0 0: Divide-by-2 mode 0 0 1: Divide-by-3 mode 0 1 0: Divide-by-4 mode 0 1 1: Divide-by-5 mode 1 0 0: Divide-by-6 mode 1 0 1: Divide-by-7 mode 1 1 0: Divide-by-8 mode 1 1 1: Divide-by-9 mode	RW
FRA21			RW
FRA22			RW
— (b7-b3)	Reserved bits	Set to 0.	RW

NOTE:
1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the FRA2 register.

High-Speed On-Chip Oscillator Control Register 6

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
FRA6	002Bh	When Shipping

Function	RW
Stores data for frequency correction when VCC = 2.2 to 5.5 V. Optimal frequency correction to match the voltage conditions can be achieved by transferring this value to the FRA1 register.	RO

High-Speed On-Chip Oscillator Control Register 7

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
FRA7	002Ch	When Shipping

Function	RW
36.864 MHz frequency correction data is stored. The oscillation frequency of the high-speed on-chip oscillator can be adjusted to 36.864 MHz by transferring this value to the FRA1 register.	RO

Figure 10.7 Registers FRA2, FRA6 and FRA7

Voltage Detection Register 2(1)



Symbol	Address	After Reset(5)
VCA2	0032h	The LVD0ON bit in the OFS register is set to 1 and hardware reset : 00h Power-on reset, voltage monitor 0 reset or LVD0ON bit in the OFS register is set to 0, and hardware reset : 00100000b

Bit Symbol	Bit Name	Function	RW
VCA20	Internal power low consumption enable bit(6)	0 : Disables low consumption 1 : Enables low consumption	RW
— (b4-b1)	Reserved bits	Set to 0.	RW
VCA25	Voltage detection 0 enable bit(2)	0 : Voltage detection 0 circuit disabled 1 : Voltage detection 0 circuit enabled	RW
VCA26	Voltage detection 1 enable bit(3)	0 : Voltage detection 1 circuit disabled 1 : Voltage detection 1 circuit enabled	RW
VCA27	Voltage detection 2 enable bit(4)	0 : Voltage detection 2 circuit disabled 1 : Voltage detection 2 circuit enabled	RW

NOTES:
1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VCA2 register.
2. To use the voltage monitor 0 reset, set the VCA25 bit to 1.
   After the VCA25 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
3. To use the voltage monitor 1 interrupt/reset or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1.
   After the VCA26 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
4. To use the voltage monitor 2 interrupt/reset or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1.
   After the VCA27 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.
6. Use the VCA20 bit only when entering to wait mode. To set the VCA20 bit, follow the procedure shown in **Figure 10.9 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit**.

Figure 10.8 VCA2 Register



NOTES:
1. Execute this routine to handle all interrupts generated in wait mode.
   However, this does not apply if it is not necessary to start the high-speed clock or high-speed on-chip oscillator during the interrupt routine.
2. Do not set the VCA20 bit to 0 with the instruction immediately after setting the VCA20 bit to 1. Also, do not do the opposite.
3. When the VCA20 bit is set to 1, do not set the CM10 bit to 1 (stop mode).
4. When entering wait mode, follow **10.6.2 Wait Mode**.

VCA20: Bit in VCA2 register

Figure 10.9 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit

The clocks generated by the clock generation circuits are described below.

10.1 XIN Clock

This clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XIN clock oscillation circuit is configured by connecting a resonator between the XIN and XOUT pins. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin.

Figure 10.10 shows Examples of XIN Clock Connection Circuit.

In reset and after reset, the XIN clock stops.

The XIN clock starts oscillating when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates) after setting the CM13 bit in the CM1 register to 1 (XIN- XOUT pin). To use the XIN clock for the CPU clock source, set the OCD2 bit in the OCD register to 0 (select XIN clock) after the XIN clock is oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to 1 (XIN clock stops) if the OCD2 bit is set to 1 (select on-chip oscillator clock).

When an external clock is input to the XIN pin are input, the XIN clock does not stop if the CM05 bit is set to 1. If necessary, use an external circuit to stop the clock.

This MCU has an on-chip feedback resistor and on-chip resistor disable/enable switching is possible by the CM11 bit in the CM1 register.

In stop mode, all clocks including the XIN clock stop. Refer to **10.4 Power Control** for details.



NOTE:
1. Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the manufacturer of the oscillator.
Use high drive when oscillation starts and, if it is necessary to switch the oscillation drive capacity, do so after oscillation stabilizes.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added to the chip externally, insert a feedback resistor between XIN and XOUT following the instructions.
To use this MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), the CM15 bit to 1 (high drive capacity), and connect the feedback resistor to the chip externally.

Figure 10.10 Examples of XIN Clock Connection Circuit

10.2 On-Chip Oscillator Clocks

These clocks are supplied by the on-chip oscillators (high-speed on-chip oscillator and a low-speed on-chip oscillator). The on-chip oscillator clock is selected by the FRA01 bit in the FRA0 register.

10.2.1 Low-Speed On-Chip Oscillator Clock

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, and fOCO-S.
After reset, the on-chip oscillator clock generated by the low-speed on-chip oscillator divided by 8 is selected as the CPU clock.
If the XIN clock stops oscillating when bits OCD1 to OCD0 in the OCD register are set to 11b, the low-speed on-chip oscillator automatically starts operating, supplying the necessary clock for the MCU.
The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operating ambient temperature. Application products must be designed with sufficient margin to allow for frequency changes.

10.2.2 High-Speed On-Chip Oscillator Clock

The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-F, and fOCO40M.
To use the high-speed on-chip oscillator clock as the clock source for the CPU clock, peripheral clock, fOCO, and fOCO-F, set bits FRA20 to FRA22 in the FRA2 register as follows:

- All divide ratio mode settings are supported when VCC = 3.0 V to 5.5 V 000b to 111b
- Divide ratio of 4 or more when VCC = 2.7 V to 5.5 V 010b to 111b (divide by 4 or more)
- Divide ratio of 8 or more when VCC = 2.2 V to 5.5 V 110b to 111b (divide by 8 or more)

After reset, the on-chip oscillator clock generated by the high-speed on-chip oscillator stops. Oscillation is started by setting the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on). The frequency can be adjusted by registers FRA1 and FRA2.

Furthermore, frequency correction data corresponding to the supply voltage ranges VCC = 2.2 V to 5.5 V is stored in FRA6 register. To use separate correction values to match this voltage ranges, transfer them from the FRA6 register to the FRA1 register.
The frequency correction data of 36.864 MHz is stored in the FRA7 register. To set the frequency of the high-speed on-chip oscillator to 36.864 MHz, transfer the correction value in the FRA7 register to the FRA1 register before use. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode (refer to **Table 17.7 Bit Rate Setting Example in UART Mode**).

Since there are differences in the amount of frequency adjustment among the bits in the FRA1 register, make adjustments by changing the settings of individual bits. Adjust the FRA1 register so that the frequency of the high-speed on-chip oscillator clock will be 40 MHz or less.

10.3 CPU Clock and Peripheral Function Clock

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions. Refer to **Figure 10.1 Clock Generation Circuit**.

10.3.1 System Clock

The system clock is the clock source for the CPU and peripheral function clocks. Either the XIN clock or the on-chip oscillator clock can be selected.

10.3.2 CPU Clock

The CPU clock is an operating clock for the CPU and watchdog timer.
The system clock can be divided by 1 (no division), 2, 4, 8, or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register to select the value of the division.
After reset, the low-speed on-chip oscillator clock divided by 8 provides the CPU clock.
When entering stop mode from high-speed clock mode, the CM06 bit is set to 1 (divide-by-8 mode).

10.3.3 Peripheral Function Clock (f1, f2, f4, f8, and f32)

The peripheral function clock is the operating clock for the peripheral functions.
The clock fi (i = 1, 2, 4, 8, and 32) is generated by the system clock divided by i. The clock fi is used for timers RA, RB, RC, and RD, the serial interface and the A/D converter.
When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode), the clock fi stop.

10.3.4 fOCO

fOCO is an operating clock for the peripheral functions.
fOCO runs at the same frequency as the on-chip oscillator clock and can be used as the source for timer RA.
When the WAIT instruction is executed, the clocks fOCO does not stop.

10.3.5 fOCO40M

fOCO40M is used as the count source for timer RC and timer RD. fOCO40M is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.
When the WAIT instruction is executed, the clock fOCO40M does not stop.
fOCO40M can be used with supply voltage VCC = 3.0 to 5.5 V.

10.3.6 fOCO-F

fOCO-F is used as the count source for the A/D converter. fOCO-F is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.
When the WAIT instruction is executed, the clock fOCO-F does not stop.

10.3.7 fOCO-S

fOCO-S is an operating clock for the watchdog timer and voltage detection circuit. fOCO-S is supplied by setting the CM14 bit to 0 (low-speed on-chip oscillator on) and uses the clock generated by the low-speed on-chip oscillator. When the WAIT instruction is executed or in count source protect mode of the watchdog timer, fOCO-S does not stop.

10.3.8 fOCO128

fOCO128 is generated by fOCO divided by 128.
The clock fOCO128 is used for capture signal of timer RC's TRCGRA register and timer RD (channel 0).

10.4 Power Control

There are three power control modes. All modes other than wait mode and stop mode are referred to as standard operating mode.

10.4.1 Standard Operating Mode

Standard operating mode is further separated into four modes.
In standard operating mode, the CPU clock and the peripheral function clock are supplied to operate the CPU and the peripheral function clocks. Power consumption control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. When unnecessary oscillator circuits stop, power consumption is further reduced.
Before the clock sources for the CPU clock can be switched over, the new clock source needs to be oscillating and stable. If the new clock source is the XIN clock, allow sufficient wait time in a program until oscillation is stabilized before exiting.

Table 10.2 Settings and Modes of Clock Associated Bits

Modes		OCD Register	CM1 Register			CM0 Register		FRA0 Register	
		OCD2	CM17, CM16	CM14	CM13	CM06	CM05	FRA01	FRA00
High-speed clock mode	No division	0	00b	–	1	0	0	–	–
	Divide-by-2	0	01b	–	1	0	0	–	–
	Divide-by-4	0	10b	–	1	0	0	–	–
	Divide-by-8	0	–	–	1	1	0	–	–
	Divide-by-16	0	11b	–	1	0	0	–	–
High-speed on-chip oscillator mode	No division	1	00b	–	–	0	–	1	1
	Divide-by-2	1	01b	–	–	0	–	1	1
	Divide-by-4	1	10b	–	–	0	–	1	1
	Divide-by-8	1	–	–	–	1	–	1	1
	Divide-by-16	1	11b	–	–	0	–	1	1
Low-speed on-chip oscillator mode	No division	1	00b	0	–	0	–	0	–
	Divide-by-2	1	01b	0	–	0	–	0	–
	Divide-by-4	1	10b	0	–	0	–	0	–
	Divide-by-8	1	–	0	–	1	–	0	–
	Divide-by-16	1	11b	0	–	0	–	0	–

–: can be 0 or 1, no change in outcome

10.4.1.1 High-Speed Clock Mode

The XIN clock divided by 1 (no division), 2, 4, 8, or 16 provides the CPU clock. Set the CM06 bit to 1 (divide-by-8 mode) when transiting to high-speed on-chip oscillator mode, low-speed on-chip oscillator mode. If the CM14 bit is set to 0 (low-speed on-chip oscillator on) or the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on), fOCO can be used as timer RA. When the FRA00 bit is set to 1, fOCO40M can be used as timer RC and timer RD.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

10.4.1.2 High-Speed On-Chip Oscillator Mode

The high-speed on-chip oscillator is used as the on-chip oscillator clock when the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 1. The on-chip oscillator divided by 1 (no division), 2, 4, 8, or 16 provides the CPU clock. Set the CM06 bit to 1 (divide-by-8 mode) when transiting to high-speed clock mode. If the FRA00 bit is set to 1, fOCO40M can be used as timer RC and timer RD.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

10.4.1.3 Low-Speed On-Chip Oscillator Mode

If the CM14 bit in the CM1 register is set to 0 (low-speed on-chip oscillator on) or the FRA01bit in the FRA0 register is set to 0, the low-speed on-chip oscillator provides the on-chip oscillator clock.

The on-chip oscillator clock divided by 1 (no division), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. Set the CM06 bit to 1 (divide-by-8 mode) when transiting to high-speed clock mode. When the FRA00 bit is set to 1, fOCO40M can be used as timer RC and timer RD.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

In this mode, stopping the XIN clock and high-speed on-chip oscillator, and setting the FMR47 bit in the FMR4 register to 1 (flash memory low consumption current read mode enabled) enables low consumption operation.

To enter wait mode from low-speed on-chip oscillator mode, setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled) enables lower consumption current in wait mode.

10.4.2 Wait Mode

Since the CPU clock stops in wait mode, the CPU, which operates using the CPU clock, and the watchdog timer, when count source protection mode is disabled, stop. The XIN clock and on-chip oscillator clock do not stop and the peripheral functions using these clocks continue operating.

10.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the f1, f2, f4, f8, and f32 clocks stop in wait mode. This reduces power consumption.

10.4.2.2 Entering Wait Mode

The MCU enters wait mode when the WAIT instruction is executed.
When the OCD2 bit in the OCD register is set to 1 (on-chip oscillator selected as system clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before executing the WAIT instruction.
If the MCU enters wait mode while the OCD1 bit is set to 1 (oscillation stop detection interrupt enabled), current consumption is not reduced because the CPU clock does not stop.

10.4.2.3 Pin Status in Wait Mode

The I/O port is the status before wait mode was entered is maintained.

10.4.2.4 Exiting Wait Mode

The MCU exits wait mode by a reset or a peripheral function interrupt.
The peripheral function interrupts are affected by the CM02 bit. When the CM02 bit is set to 0 (peripheral function clock does not stop in wait mode), all peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the peripheral functions using the peripheral function clock stop operating and the peripheral functions operated by external signals or on-chip oscillator clock can be used to exit wait mode.
Table 10.3 lists Interrupts to Exit Wait Mode and Usage Conditions.

Table 10.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02 = 0	CM02 = 1
Serial interface interrupt	Usable when operating with internal or external clock	Usable when operating with external clock
Key input interrupt	Usable	Usable
A/D conversion interrupt	Usable in one-shot mode	(Do not use)
Timer RA interrupt	Usable in all modes	Can be used if there is no filter in event counter mode. Usable by selecting fOCO or fC32 as count source.
Timer RB interrupt	Usable in all modes	(Do not use)
Timer RC interrupt	Usable in all modes	(Do not use)
Timer RD interrupt	Usable in all modes	Usable by selecting fOCO40M as count source.
$\overline{\text{INT}}$ interrupt	Usable	Usable ($\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$ can be used if there is no filter.)
Voltage monitor 1 interrupt	Usable	Usable
Voltage monitor 2 interrupt	Usable	Usable
Oscillation stop detection interrupt	Usable	(Do not use)

Figure 10.11 shows the Time from Wait Mode to Interrupt Routine Execution.
When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

(1) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
(2) Set the I flag to 1.
(3) Operate the peripheral function to be used for exiting wait mode.

When exiting by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register, as described in Figure 10.11.
The CPU clock, when exiting wait mode by a peripheral function interrupt, is the same clock as the CPU clock when the WAIT instruction is executed.

FMR0 Register FMSTP Bit	Time until Flash Memory is Activated (T1)	Time until CPU Clock is Supplied (T2)	Time for Interrupt Sequence (T3)	Remarks
0 (flash memory operates)	Period of XIN clock × 12 cycles + 30 μs (max.)	Period of CPU clock × 6 cycles	Period of CPU clock × 20 cycles	Following total time is the time from wait mode until an interrupt routine is executed.
1 (flash memory stops)	Period of XIN clock × 12 cycles	Same as above	Same as above	



Figure 10.11 Time from Wait Mode to Interrupt Routine Execution

10.4.3 Stop Mode

Since the oscillator circuits stop in stop mode, the CPU clock and peripheral function clock stop and the CPU and peripheral functions that use these clocks stop operating. The least power required to operate the MCU is in stop mode. If the voltage applied to the VCC pin is VRAM or more, the contents of internal RAM is maintained.
The peripheral functions clocked by external signals continue operating.
Table 10.4 lists Interrupts to Exit Stop Mode and Usage Conditions.

Table 10.4 Interrupts to Exit Stop Mode and Usage Conditions

Interrupt	Usage Conditions
Key input interrupt	–
$\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$ interrupt	Can be used if there is no filter
Timer RA interrupt	When there is no filter and external pulse is counted in event counter mode
Serial interface interrupt	When external clock is selected
Voltage monitor 1 interrupt	Usable in digital filter disabled mode (VW1C1 bit in VW1C register is set to 1)
Voltage monitor 2 interrupt	Usable in digital filter disabled mode (VW2C1 bit in VW2C register is set to 1)

10.4.3.1 Entering Stop Mode

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode) and the CM15 bit in the CM1 register is set to 1 (XIN clock oscillator circuit drive capacity high).
When using stop mode, set bits OCD1 to OCD0 to 00b before entering stop mode.

10.4.3.2 Pin Status in Stop Mode

The status before wait mode was entered is maintained.
However, when the CM13 bit in the CM1 register is set to 1 (XIN-XOUT pins), the XOUT(P4_7) pin is held “H”. When the CM13 bit is set to 0 (input ports P4_6 and P4_7), the P4_7(XOUT pin) is held in input status.

10.4.3.3 Exiting Stop Mode

The MCU exits stop mode by a reset or peripheral function interrupt.
Figure 10.12 shows the Time from Stop Mode to Interrupt Routine Execution.
When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to 1.

(1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
(2) Set the I flag to 1.
(3) Operates the peripheral function to be used for exiting stop mode.

When exiting by a peripheral function interrupt, the interrupt sequence is executed when an interrupt request is generated and the CPU clock supply is started.
If the clock used immediately before stop mode is a system clock and stop mode is exited by a peripheral function interrupt, the CPU clock becomes the previous system clock divided by 8.

FMR0 Register FMSTP Bit	Time until Flash Memory is Activated (T2)	Time until CPU Clock is Supplied (T3)	Time for Interrupt Sequence (T4)	Remarks
0 (flash memory operates)	Period of XIN clock × 12 cycles + 30 µs (max.)	Period of CPU clock × 6 cycles	Period of CPU clock × 20 cycles	Following total time of T0 to T4 is the time from stop mode until an interrupt handling is executed.
1 (flash memory stops)	Period of XIN clock × 12 cycles	Same as above	Same as above	



Figure 10.12 Time from Stop Mode to Interrupt Routine Execution

Figure 10.13 shows the State Transitions in Power Control Mode.



Figure 10.13 State Transitions in Power Control Mode

10.5 Oscillation Stop Detection Function

The oscillation stop detection function detects the stop of the XIN clock oscillating circuit. The oscillation stop detection function can be enabled and disabled by the OCD0 bit in the OCD register.
Table 10.5 lists the Specifications of Oscillation Stop Detection Function.

When the XIN clock is the CPU clock source and bits OCD1 to OCD0 are set to 11b, the system is placed in the following state if the XIN clock stops.

- OCD2 bit in OCD register = 1 (on-chip oscillator clock selected)
- OCD3 bit in OCD register = 1 (XIN clock stops)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator oscillates)
- Oscillation stop detection interrupt request is generated.

Table 10.5 Specifications of Oscillation Stop Detection Function

Item	Specification
Oscillation stop detection clock and frequency bandwidth	f(XIN) ≥ 2 MHz
Enabled condition for oscillation stop detection function	Set bits OCD1 to OCD0 to 11b
Operation at oscillation stop detection	Oscillation stop detection interrupt is generated

10.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares a vector with the voltage monitor 1 interrupt, the voltage monitor 2 interrupt, and the watchdog timer interrupt. When using the oscillation stop detection interrupt and watchdog timer interrupt, the interrupt source needs to be determined.
  Table 10.6 lists the Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, and Voltage Monitor 2 Interrupts. Figure 10.15 shows the Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt.
- When the XIN clock restarts after oscillation stop, switch the XIN clock to the clock source of the CPU clock and peripheral functions by a program.
  Figure 10.14 shows the Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock.
- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to 0 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 to OCD0 to 00b when the XIN clock stops or is started by a program, (stop mode is selected or the CM05 bit is changed).
- This function cannot be used when the XIN clock frequency is 2 MHz or below. In this case, set bits OCD1 to OCD0 to 00b.
- To use the low-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the FRA01 bit in the FRA0 register to 0 (low-speed on-chip oscillator selected) and bits OCD1 to OCD0 to 11b.
  To use the high-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the FRA00 bit to 1 (high-speed on-chip oscillator on) and the FRA01 bit to 1 (high-speed on-chip oscillator selected) and then set bits OCD1 to OCD0 to 11b.

Table 10.6 Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, and Voltage Monitor 2 Interrupts

Generated Interrupt Source	Bit Showing Interrupt Cause
Oscillation stop detection ((a) or (b))	(a) OCD3 bit in OCD register = 1
	(b) OCD1 to OCD0 bits in OCD register = 11b and OCD2 bit = 1
Watchdog timer	VW2C3 bit in VW2C register = 1
Voltage monitor 1	VW1C2 bit in VW1C register = 1
Voltage monitor 2	VW2C2 bit in VW2C register = 1



Figure 10.14 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock



Figure 10.15 Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt

10.6 Notes on Clock Generation Circuit

10.6.1 Stop Mode

When entering stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.
Insert at least 4 NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

```
        BCLR    1,FMR0          ; CPU rewrite mode disabled
        BSET    0,PRCR          ; Protect disabled
        FSET    I               ; Enable interrupt
        BSET    0,CM1           ; Stop mode
        JMP.B   LABEL_001
LABEL_001 :
        NOP
        NOP
        NOP
        NOP
```

10.6.2 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

```
        BCLR    1,FMR0          ; CPU rewrite mode disabled
        FSET    I               ; Enable interrupt
        WAIT                    ; Wait mode
        NOP
        NOP
        NOP
        NOP
```

10.6.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is 2 MHz or below, set bits OCD1 to OCD0 to 00b.

10.6.4 Oscillation Circuit Constants

Ask the manufacturer of the oscillator to specify the best oscillation circuit constants for your system.
To use this MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), the CM15 bit to 1 (high drive capacity), and connect the feedback resistor to the chip externally.

11. Protection

The protection function protects important registers from being easily overwritten when a program runs out of control. Figure 11.1 shows the PRCR Register. The registers protected by the PRCR register are listed below.

- Registers protected by PRC0 bit: Registers CM0, CM1, OCD, FRA0, FRA1, and FRA2
- Registers protected by PRC1 bit: Registers PM0 and PM1
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: Registers VCA2, VW0C, VW1C, and VW2C

Protect Register



Symbol: PRCR | Address: 000Ah | After Reset: 00h

Bit Symbol	Bit Name	Function	RW
PRC0	Protect bit 0	Writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2 is enabled. 0 : Disables writing 1 : Enables writing	RW
PRC1	Protect bit 1	Writing to registers PM0 and PM1 is enabled. 0 : Disables writing 1 : Enables writing	RW
PRC2	Protect bit 2	Writing to the PD0 register is enabled. 0 : Disables writing 1 : Enables writing(1)	RW
PRC3	Protect bit 3	Writing to registers VCA2, VW0C, VW1C, and VW2C is enabled. 0 : Disables writing 1 : Enables writing	RW
— (b5-b4)	Reserved bits	Set to 0.	RW
— (b7-b6)	Reserved bits	When read, the content is 0.	RO

NOTE:
1. This bit is set to 0 after writing 1 to the PRC2 bit and executing a write to any address. Since the other bits are not set to 0, set them to 0 by a program.

Figure 11.1 PRCR Register

12. Interrupts

12.1 Interrupt Overview

12.1.1 Types of Interrupts

Figure 12.1 shows the types of Interrupts.



NOTES:
1. Peripheral function interrupts in the MCU are used to generate peripheral interrupts.
2. Do not use this interrupt. This is for use with development tools only.

Figure 12.1 Interrupts

- Maskable Interrupts: The interrupt enable flag (I flag) enables or disables these interrupts. The interrupt priority order can be changed based on the interrupt priority level.
- Non-Maskable Interrupts: The interrupt enable flag (I flag) does not enable or disable these interrupts. The interrupt priority order cannot be changed based on interrupt priority level.

12.1.2 Software Interrupts

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

12.1.2.1 Undefined Instruction Interrupt

The undefined instruction interrupt is generated when the UND instruction is executed.

12.1.2.2 Overflow Interrupt

The overflow interrupt is generated when the O flag is set to 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that set the O flag are: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

12.1.2.3 BRK Interrupt

A BRK interrupt is generated when the BRK instruction is executed.

12.1.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when the INT instruction is executed. The INT instruction can select software interrupt numbers 0 to 63. Software interrupt numbers 3 to 31 are assigned to the peripheral function interrupt. Therefore, the MCU executes the same interrupt routine when the INT instruction is executed as when a peripheral function interrupt is generated. For software interrupt numbers 0 to 31, the U flag is saved to the stack during instruction execution and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.

12.1.3 Special Interrupts

Special interrupts are non-maskable.

12.1.3.1 Watchdog Timer Interrupt

The watchdog timer interrupt is generated by the watchdog timer. For details, refer to **15. Watchdog Timer**.

12.1.3.2 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt is generated by the oscillation stop detection function. For details of the oscillation stop detection function, refer to **10. Clock Generation Circuit**.

12.1.3.3 Voltage Monitor 1 Interrupt

The voltage monitor 1 interrupt is generated by the voltage detection circuit. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit**.

12.1.3.4 Voltage Monitor 2 Interrupt

The voltage monitor 2 interrupt is generated by the voltage detection circuit. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit**.

12.1.3.5 Single-Step Interrupt, and Address Break Interrupt

Do not use these interrupts. They are for use by development tools only.

12.1.3.6 Address Match Interrupt

The address match interrupt is generated immediately before executing an instruction that is stored at an address indicated by registers RMAD0 to RMAD1 when the AIER0 or AIER1 bit in the AIER register is set to 1 (address match interrupt enable). For details of the address match interrupt, refer to **12.4 Address Match Interrupt**.

12.1.4 Peripheral Function Interrupt

The peripheral function interrupt is generated by the internal peripheral function of the MCU and is a maskable interrupt. Refer to **Table 12.2 Relocatable Vector Tables** for sources of the peripheral function interrupt. For details of peripheral functions, refer to the descriptions of individual peripheral functions.

12.1.5 Interrupts and Interrupt Vectors

There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 12.2 shows an Interrupt Vector.



Figure 12.2 Interrupt Vector

12.1.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.
Table 12.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **20.3 Functions to Prevent Rewriting of Flash Memory**.

Table 12.1 Fixed Vector Tables

Interrupt Source	Vector Addresses Address (L) to (H)	Remarks	Reference
Undefined instruction	0FFDCh to 0FFDFh	Interrupt on UND instruction	R8C/Tiny Series Software Manual
Overflow	0FFE0h to 0FFE3h	Interrupt on INTO instruction	
BRK instruction	0FFE4h to 0FFE7h	If the content of address 0FFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE8h to 0FFEBh		12.4 Address Match Interrupt
Single step(1)	0FFECh to 0FFEFh		
Watchdog timer, Oscillation stop detection, Voltage monitor 1, Voltage monitor 2	0FFF0h to 0FFF3h		15. Watchdog Timer 10. Clock Generation Circuit 6. Voltage Detection Circuit
Address break(1)	0FFF4h to 0FFF7h		
(Reserved)	0FFF8h to 0FFFBh		
Reset	0FFFCh to 0FFFFh		5. Resets

NOTE:
1. Do not use these interrupts. They are for use by development tools only.

12.1.5.2 Relocatable Vector Tables

The relocatable vector tables occupy 256 bytes beginning from the starting address set in the INTB register. Table 12.2 lists the Relocatable Vector Tables.

Table 12.2 Relocatable Vector Tables

Interrupt Source	Vector Addresses(1) Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
BRK instruction(2)	+0 to +3 (0000h to 0003h)	0	–	R8C/Tiny Series Software Manual
(Reserved)		1 to 6	–	–
Timer RC	+28 to +31 (001Ch to 001Fh)	7	TRCIC	16.3 Timer RC
Timer RD (channel 0)	+32 to +35 (0020h to 0023h)	8	TRD0IC	16.4 Timer RD
Timer RD (channel 1)	+36 to +39 (0024h to 0027h)	9	TRD1IC	
(Reserved)		10	–	–
UART2 transmit	+44 to +47 (002Ch to 002Fh)	11	S2TIC	17. Serial Interface
UART2 receive	+48 to +51 (0030h to 0033h)	12	S2RIC	
Key input	+52 to +55 (0034h to 0037h)	13	KUPIC	12.3 Key Input Interrupt
A/D	+56 to +59 (0038h to 003Bh)	14	ADIC	19. A/D Converter
(Reserved)		15	–	–
(Reserved)		16	–	–
UART0 transmit	+68 to +71 (0044h to 0047h)	17	S0TIC	17. Serial Interface
UART0 receive	+72 to +75 (0048h to 004Bh)	18	S0RIC	
(Reserved)		19	–	–
(Reserved)		20	–	–
(Reserved)		21	–	–
Timer RA	+88 to +91 (0058h to 005Bh)	22	TRAIC	16.1 Timer RA
(Reserved)		23	–	–
Timer RB	+96 to +99 (0060h to 0063h)	24	TRBIC	16.2 Timer RB
$\overline{\text{INT1}}$	+100 to +103 (0064h to 0067h)	25	INT1IC	12.2 $\overline{\text{INT}}$ Interrupt
$\overline{\text{INT3}}$	+104 to +107 (0068h to 006Bh)	26	INT3IC	
(Reserved)		27	–	–
(Reserved)		28	–	–
$\overline{\text{INT0}}$	+116 to +119 (0074h to 0077h)	29	INT0IC	12.2 $\overline{\text{INT}}$ Interrupt
(Reserved)		30	–	–
(Reserved)		31	–	–
Software interrupt(2)	+128 to +131 (0080h to 0083h) to +252 to +255 (00FCh to 00FFh)	32 to 63	–	R8C/Tiny Series Software Manual

NOTES:
1. These addresses are relative to those in the INTB register.
2. The I flag does not disable these interrupts.

12.1.6 Interrupt Control

The following describes enabling and disabling the maskable interrupts and setting the priority for acknowledgement. The explanation does not apply to nonmaskable interrupts.
Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable or disable maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.
Figure 12.3 shows the Interrupt Control Register, Figure 12.4 shows Registers TRCIC, TRD0IC, and TRD1IC and Figure 12.5 shows the INTiIC Register.

Interrupt Control Register(2)

Symbol	Address	After Reset
S2TIC	004Bh	XXXXX000b
S2RIC	004Ch	XXXXX000b
KUPIC	004Dh	XXXXX000b
ADIC	004Eh	XXXXX000b
S0TIC	0051h	XXXXX000b
S0RIC	0052h	XXXXX000b
TRAIC	0056h	XXXXX000b
TRBIC	0058h	XXXXX000b



Bit Symbol	Bit Name	Function	RW
ILVL0	Interrupt priority level select bits	b2 b1 b0 0 0 0 : Level 0 (interrupt disable) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
ILVL1			RW
ILVL2			RW
IR	Interrupt request bit	0 : Requests no interrupt 1 : Requests interrupt	RW(1)
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—

NOTES:
1. Only 0 can be written to the IR bit. Do not write 1.
2. Rewrite the interrupt control register when the interrupt request which is applicable for the register is not generated. Refer to **12.6.5 Changing Interrupt Control Register Contents**.

Figure 12.3 Interrupt Control Register

Interrupt Control Register(1)

Symbol	Address	After Reset
TRCIC	0047h	XXXXX000b
TRD0IC	0048h	XXXXX000b
TRD1IC	0049h	XXXXX000b



Bit Symbol	Bit Name	Function	RW
ILVL0	Interrupt priority level select bits	b2 b1 b0 0 0 0 : Level 0 (interrupt disable) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
ILVL1			RW
ILVL2			RW
IR	Interrupt request bit	0 : Requests no interrupt 1 : Requests interrupt	RO
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—

NOTE:
1. Rewrite the interrupt control register when the interrupt request which is applicable for the register is not generated. Refer to **12.6.5 Changing Interrupt Control Register Contents**.

Figure 12.4 Registers TRCIC, TRD0IC, and TRD1IC

INTi Interrupt Control Register (i=0, 1, 3)(2)

Symbol	Address	After Reset
INT1IC	0059h	XX00X000b
INT3IC	005Ah	XX00X000b
INT0IC	005Dh	XX00X000b



Bit Symbol	Bit Name	Function	RW
ILVL0	Interrupt priority level select bits	b2 b1 b0 0 0 0 : Level 0 (interrupt disable) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
ILVL1			RW
ILVL2			RW
IR	Interrupt request bit	0 : Requests no interrupt 1 : Requests interrupt	RW(1)
POL	Polarity switch bit(4)	0 : Selects falling edge 1 : Selects rising edge(3)	RW
— (b5)	Reserved bit	Set to 0.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—

NOTES:
1. Only 0 can be written to the IR bit. (Do not write 1.)
2. Rewrite the interrupt control register when the interrupt request which is applicable for the register is not generated. Refer to **12.6.5 Changing Interrupt Control Register Contents**.
3. If the INTiPL bit in the INTEN register is set to 1 (both edges), set the POL bit to 0 (selects falling edge).
4. The IR bit may be set to 1 (requests interrupt) when the POL bit is rewritten. Refer to **12.6.4 Changing Interrupt Sources.**

Figure 12.5 INTiIC Register

12.1.6.1 I Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

12.1.6.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (= interrupt not requested).
The IR bit can be set to 0 by a program. Do not write 1 to this bit.
However, the IR bit operations of the timer RD Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupt and the I^2C bus Interface Interrupt are different. Refer to **12.5 Timer RC Interrupt, Timer RD Interrupt (Interrupts with Multiple Interrupt Request Sources)**.

12.1.6.3 Bits ILVL2 to ILVL0 and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.
Table 12.3 lists the Settings of Interrupt Priority Levels and Table 12.4 lists the Interrupt Priority Levels Enabled by IPL.

The following are conditions under which an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Table 12.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 Bits	Interrupt Priority Level	Priority Order
000b	Level 0 (interrupt disabled)	–
001b	Level 1	Low
010b	Level 2	↓
011b	Level 3	↓
100b	Level 4	↓
101b	Level 5	↓
110b	Level 6	↓
111b	Level 7	High

Table 12.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Levels
000b	Interrupt level 1 and above
001b	Interrupt level 2 and above
010b	Interrupt level 3 and above
011b	Interrupt level 4 and above
100b	Interrupt level 5 and above
101b	Interrupt level 6 and above
110b	Interrupt level 7 and above
111b	All maskable interrupts are disabled

12.1.6.4 Interrupt Sequence

An interrupt sequence is performed between an interrupt request acknowledgement and interrupt routine execution.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, or RMPA instruction if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as indicated below.

Figure 12.6 shows the Time Required for Executing Interrupt Sequence.

(1) The CPU gets interrupt information (interrupt number and interrupt request level) by reading address 00000h. The IR bit for the corresponding interrupt is set to 0 (interrupt not requested).(2)

(2) The FLG register is saved to a temporary register(1) in the CPU immediately before entering the interrupt sequence.

(3) The I, D and U flags in the FLG register are set as follows:
The I flag is set to 0 (interrupts disabled).
The D flag is set to 0 (single-step interrupt disabled).
The U flag is set to 0 (ISP selected).
However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63 is executed.

(4) The CPU's internal temporary register(1) is saved to the stack.

(5) The PC is saved to the stack.

(6) The interrupt priority level of the acknowledged interrupt is set in the IPL.

(7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt routine.



Figure 12.6 Time Required for Executing Interrupt Sequence

NOTES:

1. This register cannot be accessed by the user.
2. Refer to **12.5 Timer RC Interrupt, Timer RD Interrupt (Interrupts with Multiple Interrupt Request Sources)** for the IR bit operations of the timer RC Interrupt, timer RD Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupt, and the I^2C bus Interface Interrupt.

12.1.6.5 Interrupt Response Time

Figure 12.7 shows the Interrupt Response Time. The interrupt response time is the period between an interrupt request generation and the execution of the first instruction in the interrupt routine. The interrupt response time includes the period between interrupt request generation and the completion of execution of the instruction (refer to (a) in **Figure 12.7**) and the period required to perform the interrupt sequence (20 cycles, refer to (b) in **Figure 12.7**).



(a) Period between interrupt request generation and the completion of execution of an instruction. The length of time varies depending on the instruction being executed. The DIVX instruction requires the longest time, 30 cycles (assuming no wait states and that a register is set as the divisor).
(b) 21 cycles for address match and single-step interrupts.

Figure 12.7 Interrupt Response Time

12.1.6.6 IPL Change when Interrupt Request is Acknowledged

When an interrupt request of a maskable interrupt is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.
When a software interrupt or special interrupt request is acknowledged, the level listed in Table 12.5 is set in the IPL.
Table 12.5 lists the IPL Value When Software or Special Interrupt Is Acknowledged.

Table 12.5 IPL Value When Software or Special Interrupt Is Acknowledged

Interrupt Source	Value Set in IPL
Watchdog timer, oscillation stop detection, voltage monitor 1, voltage monitor 2, Address break	7
Software, address match, single-step	Not changed

12.1.6.7 Saving a Register

In the interrupt sequence, the FLG register and PC are saved to the stack.
After an extended 16 bits, 4 high-order bits in the PC and 4 high-order (IPL) and 8 low-order bits in the FLG register, are saved to the stack, the 16 low-order bits in the PC are saved.
Figure 12.8 shows the Stack State Before and After Acknowledgement of Interrupt Request.
The other necessary registers are saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used(1) with a single instruction.

NOTE:
1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.



Figure 12.8 Stack State Before and After Acknowledgement of Interrupt Request

The register saving operation, which is performed as part of the interrupt sequence, saved in 8 bits at a time in four steps.
Figure 12.9 shows the Register Saving Operation.



Figure 12.9 Register Saving Operation

12.1.6.8 Returning from an Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved to the stack, are automatically restored. The program, that was running before the interrupt request was acknowledged, starts running again.

Restore registers saved by a program in an interrupt routine using the POPM instruction or others before executing the REIT instruction.

12.1.6.9 Interrupt Priority

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Set bits ILVL2 to ILVL0 to select the desired priority level for maskable interrupts (peripheral functions). However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, and the higher priority interrupts acknowledged.

The priority levels of special interrupts, such as reset (reset has the highest priority) and watchdog timer, are set by hardware.

Figure 12.10 shows the Priority Levels of Hardware Interrupts.

The interrupt priority does not affect software interrupts. The MCU jumps to the interrupt routine when the instruction is executed.



Figure 12.10 Priority Levels of Hardware Interrupts

12.1.6.10 Interrupt Priority Judgement Circuit

The interrupt priority judgement circuit selects the highest priority interrupt, as shown in Figure 12.11.



Figure 12.11 Interrupt Priority Level Judgement Circuit

12.2 $\overline{\text{INT}}$ Interrupt

12.2.1 $\overline{\text{INTi}}$ Interrupt (i = 0, 1, 3)

The $\overline{\text{INTi}}$ interrupt is generated by an $\overline{\text{INTi}}$ input. When using the $\overline{\text{INTi}}$ interrupt, the INTiEN bit in the INTEN register is set to 1 (enable). The edge polarity is selected using the INTiPL bit in the INTEN register and the POL bit in the INTiIC register.
Inputs can be passed through a digital filter with three different sampling clocks.
The $\overline{\text{INT0}}$ pin is shared with the pulse output forced cutoff of timer RC and timer RD, and the external trigger input of timer RB.
Figure 12.12 shows the PMR Register, Figure 12.13 shows the INTEN Register, Figure 12.14 shows the INTF Register, and Figure 12.15 shows the TRAIOC Register.

Port Mode Register



Symbol	Address	After Reset
PMR	00F8h	00h

Function	RW
Set to “04h” when using $\overline{\text{INT3}}$. Do not set values other than “04h”. When read, its content is undefined.	WO

Figure 12.12 PMR Register

External Input Enable Register



Symbol	Address	After Reset
INTEN	00F9h	00h

Bit Symbol	Bit Name	Function	RW
INT0EN	$\overline{\text{INT0}}$ input enable bit	0 : Disable 1 : Enable	RW
INT0PL	$\overline{\text{INT0}}$ input polarity select bit(1,2)	0 : One edge 1 : Both edges	RW
INT1EN	$\overline{\text{INT1}}$ input enable bit	0 : Disable 1 : Enable	RW
INT1PL	$\overline{\text{INT1}}$ input polarity select bit(1,2)	0 : One edge 1 : Both edges	RW
— (b5-b4)	Reserved bit	Set to 0.	RW
INT3EN	$\overline{\text{INT3}}$ input enable bit	0 : Disable 1 : Enable	RW
INT3PL	$\overline{\text{INT3}}$ input polarity select bit(1,2)	0 : One edge 1 : Both edges	RW

NOTES:
1. When setting the INTiPL bit (i = 0, 1, 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (selects falling edge).
2. The IR bit in the INTiIC register may be set to 1 (requests interrupt) when the INTiPL bit is rewritten. Refer to **12.6.4 Changing Interrupt Sources.**

Figure 12.13 INTEN Register

$\overline{\text{INT}}$ Input Filter Select Register



Symbol	Address	After Reset
INTF	00FAh	00h

Bit Symbol	Bit Name	Function	RW
INT0F0	$\overline{\text{INT0}}$ input filter select bits	b1 b0 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
INT0F1			RW
INT1F0	$\overline{\text{INT1}}$ input filter select bits	b3 b2 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
INT1F1			RW
— (b5-b4)	Reserved bit	Set to 0.	RW
INT3F0	$\overline{\text{INT3}}$ input filter select bits	b7 b6 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
INT3F1			RW

Figure 12.14 INTF Register

Timer RA I/O Control Register



Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	Function varies depending on operating mode.	RW
TOPCR	TRAIO output control bit		RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{\text{INT1}}$/TRAIO select bit	0 : $\overline{\text{INT1}}$/TRAIO pin (P1_7) 1 : $\overline{\text{INT1}}$/TRAIO pin (P1_5)	RW
TIPF0	TRAIO input filter select bits	Function varies depending on operating mode.	RW
TIPF1			
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 12.15 TRAIOC Register

12.2.2 $\overline{\text{INTi}}$ Input Filter (i = 0, 1, 3)

The $\overline{\text{INTi}}$ input contains a digital filter. The sampling clock is selected by bits INTiF1 to INTiF0 in the INTF register.

The $\overline{\text{INTi}}$ level is sampled every sampling clock cycle and if the sampled input level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 12.16 shows the Configuration of $\overline{\text{INTi}}$ Input Filter. Figure 12.17 shows an Operating Example of $\overline{\text{INTi}}$ Input Filter.



Figure 12.16 Configuration of $\overline{\text{INTi}}$ Input Filter



Figure 12.17 Operating Example of $\overline{\text{INTi}}$ Input Filter

12.3 Key Input Interrupt

A key input interrupt request is generated by one of the input edges of pins $\overline{K10}$ to $\overline{K13}$. The key input interrupt can be used as a key-on wake-up function to exit wait or stop mode.

The KIiEN (i = 0 to 3) bit in the KIEN register can select whether or not the pins are used as $\overline{KIi}$ input. The KIiPL bit in the KIEN register can select the input polarity.

When inputting "L" to the $\overline{KIi}$ pin which sets the KIiPL bit to 0 (falling edge), the input of the other pins $\overline{K10}$ to $\overline{K13}$ is not detected as interrupts. Also, when inputting "H" to the $\overline{KIi}$ pin, which sets the KIiPL bit to 1 (rising edge), the input of the other pins $\overline{K10}$ to $\overline{K13}$ is not detected as interrupts.

Figure 12.18 shows a Block Diagram of Key Input Interrupt.



Figure 12.18 Block Diagram of Key Input Interrupt

Key Input Enable Register(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
KIEN	00FBh	00h

Bit Symbol	Bit Name	Function	RW
KI0EN	KI0 input enable bit	0 : Disable 1 : Enable	RW
KI0PL	KI0 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
KI1EN	KI1 input enable bit	0 : Disable 1 : Enable	RW
KI1PL	KI1 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
KI2EN	KI2 input enable bit	0 : Disable 1 : Enable	RW
KI2PL	KI2 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
KI3EN	KI3 input enable bit	0 : Disable 1 : Enable	RW
KI3PL	KI3 input polarity select bit	0 : Falling edge 1 : Rising edge	RW

NOTE:
1. The IR bit in the KUPIC register may be set to 1 (requests interrupt) when the KIEN register is rewritten. Refer to **12.6.4 Changing Interrupt Sources.**

Figure 12.19 KIEN Register

12.4 Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the RMADi register (i = 0 or 1). This interrupt is used as a break function by the debugger. When using the on-chip debugger, do not set an address match interrupt (registers of AIER, RMAD0, and RMAD1 and fixed vector tables) in a user system.

Set the starting address of any instruction in the RMADi register. Bits AIER0 and AIER1 in the AIER0 register can be used to select enable or disable of the interrupt. The I flag and IPL do not affect the address match interrupt.
The value of the PC (Refer to **12.1.6.7 Saving a Register** for the value of the PC) which is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match interrupt, return by one of the following means:

- Change the content of the stack and use the REIT instruction.
- Use an instruction such as POP to restore the stack as it was before the interrupt request was acknowledged. Then use a jump instruction.

Table 12.6 lists the Values of PC Saved to Stack when Address Match Interrupt is Acknowledged.
Figure 12.20 shows Registers AIER and RMAD0 to RMAD1.

Table 12.6 Values of PC Saved to Stack when Address Match Interrupt is Acknowledged

Address Indicated by RMADi Register (i = 0 or 1)	PC Value Saved(1)
• Instruction with 2-byte operation code(2) • Instruction with 1-byte operation code(2) ADD.B:S #IMM8,dest SUB.B:S #IMM8,dest AND.B:S #IMM8,dest OR.B:S #IMM8,dest MOV.B:S #IMM8,dest STZ #IMM8,dest STNZ #IMM8,dest STZX #IMM81,#IMM82,dest CMP.B:S #IMM8,dest PUSHM src POPM dest JMPS #IMM8 JSRS #IMM8 MOV.B:S #IMM,dest (however, dest = A0 or A1)	Address indicated by RMADi register + 2
• Instructions other than the above	Address indicated by RMADi register + 1

NOTES:
1. Refer to the **12.1.6.7 Saving a Register** for the PC value saved.
2. Operation code: Refer to the **R8C/Tiny Series Software Manual** (REJ09B0001).
   Chapter 4. Instruction Code/Number of Cycles contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

Table 12.7 Correspondence Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Source	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1

Address Match Interrupt Enable Register



Symbol	Address	After Reset
AIER	0013h	00h

Bit Symbol	Bit Name	Function	RW
AIER0	Address match interrupt 0 enable bit	0 : Disable 1 : Enable	RW
AIER1	Address match interrupt 1 enable bit	0 : Disable 1 : Enable	RW
— (b7-b2)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Address Match Interrupt Register i (i = 0 or 1)



Symbol	Address	After Reset
RMAD0	0012h-0010h	000000h
RMAD1	0016h-0014h	000000h

Function	Setting Range	RW
Address setting register for address match interrupt	00000h to FFFFFh	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	—

Figure 12.20 Registers AIER and RMAD0 to RMAD1

12.5 Timer RC Interrupt, Timer RD Interrupt (Interrupts with Multiple Interrupt Request Sources)

The timer RC interrupt, timer RD (channel 0) interrupt, and timer RD (channel 1) interrupt each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request factors and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change the IR bit in the interrupt control register). Table 12.8 lists the Registers Associated with Timer RC Interrupt and Timer RD Interrupt and Figure 12.21 shows a Block Diagram of Timer RD Interrupt.

Table 12.8 Registers Associated with Timer RC Interrupt and Timer RD Interrupt

Peripheral Function Name		Status Register of Interrupt Request Source	Enable Register of Interrupt Request Source	Interrupt Control Register
Timer RC		TRCSR	TRCIER	TRCIC
Timer RD	Channel 0	TRDSR0	TRDIER0	TRD0IC
	Channel 1	TRDSR1	TRDIER1	TRD1IC



Figure 12.21 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the timer RC interrupt, timer RD (channel 0) interrupt, and timer RD (channel 1) interrupt are controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register corresponding to bits set to 1 in the status register are set to 1 (enable interrupt), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or bits in the enable register corresponding to bits in the status register, or both, are set to 0, the IR bit is set to 0 (interrupt not requested). Basically, even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be maintained. Also, the IR bit is not set to 0 even if 0 is written to the IR bit.
- Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged. Therefore, the IR bit is also not automatically set to 0 when the interrupt is acknowledged. Set each bit in the status register to 0 in the interrupt routine. Refer to the status register figure for how to set individual bits in the status register to 0.
- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, determine by the status register which request source causes an interrupt.

Refer to chapters of the individual peripheral functions (**16.3 Timer RC** and **16.4 Timer RD**) for the status register and enable register.
Refer to **12.1.6 Interrupt Control** for the interrupt control register.

12.6 Notes on Interrupts

12.6.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to 0.
If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

12.6.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to 0000h after reset. Therefore, if an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

12.6.3 External Interrupt and Key Input Interrupt

Either “L” level or an “H” level of width shown in the Electrical Characteristics is necessary for the signal input to pins $\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$ and pins $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$, regardless of the CPU clock.
For details, refer to **Table 22.19** (VCC = 5V), **Table 22.25** (VCC = 3V), **Table 22.31** (VCC = 2.2V) **External Interrupt $\overline{\text{INT}}$i (i = 0, 1, 3) Input**.

12.6.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. When using an interrupt, set the IR bit to 0 (no interrupt requested) after changing the interrupt source. In addition, changes of interrupt sources include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, if a mode change of a peripheral function involves interrupt sources, edge polarities, and timing, set the IR bit to 0 (no interrupt requested) after the change. Refer to the individual peripheral function for its related interrupts.
Figure 12.22 shows an Example of Procedure for Changing Interrupt Sources.



IR bit: The interrupt control register bit of an interrupt whose source is changed.

NOTES:
1. Execute the above settings individually. Do not execute two or more settings at once (by one instruction).
2. To prevent interrupt requests from being generated disable the peripheral function before changing the interrupt source. In this case, use the I flag if all maskable interrupts can be disabled. If all maskable interrupts cannot be disabled, use bits ILVL0 to ILVL2 of the interrupt whose source is changed.
3. Refer to **12.6.5 Changing Interrupt Control Register Contents** for the instructions to be used and usage notes.

Figure 12.22 Example of Procedure for Changing Interrupt Sources

12.6.5 Changing Interrupt Control Register Contents

(a) The contents of an interrupt control register can only be changed while no interrupt requests corresponding to that register are generated. If interrupt requests may be generated, disable interrupts before changing the interrupt control register contents.

(b) When changing the contents of an interrupt control register after disabling interrupts, be careful to choose appropriate instructions.
Changing any bit other than IR bit
If an interrupt request corresponding to a register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register: AND, OR, BCLR, BSET
Changing IR bit
If the IR bit is set to 0 (interrupt not requested), it may not be set to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(c) When disabling interrupts using the I flag, set the I flag as shown in the sample programs below. Refer to (b) regarding changing the contents of interrupt control registers by the sample programs.

Sample programs 1 to 3 are for preventing the I flag from being set to 1 (interrupts enabled) before the interrupt control register is changed for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag from being set to 1 before interrupt control register is changed

```
INT_SWITCH1:
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    NOP                     ;
    NOP
    FSET    I               ; Enable interrupts
```

Example 2: Use dummy read to delay FSET instruction

```
INT_SWITCH2:
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    MOV.W   MEM,R0          ; Dummy read
    FSET    I               ; Enable interrupts
```

Example 3: Use POPC instruction to change I flag

```
INT_SWITCH3:
    PUSHC   FLG
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    POPC    FLG             ; Enable interrupts
```

13. ID Code Areas

13.1 Overview

The ID code areas are used to implement a function that prevents the flash memory from being rewritten in standard serial I/O mode. This function prevents the flash memory from read, rewritten, or erased.
The ID code areas are assigned to 0FFDFh, 0FFE3h, 0FFEBh, 0FFEFh, 0FFF3h, 0FFF7h, and 0FFFBh of the respective vector highest-order addresses of the fixed vector table. Figure 13.1 shows the ID Code Areas.



Figure 13.1 ID Code Areas

13.2 Functions

The ID code areas are used in standard serial I/O mode. Unless 3 bytes (addresses from 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes stored in the ID code areas and the ID codes sent from the serial programmer or the on-chip debugging emulator are checked to see if they match. If the ID codes match, the commands sent from the serial programmer or the on-chip debugging emulator are acknowledged. If the ID codes do not match, the commands are not acknowledged. To use the serial programmer or the on-chip debugging simulator, first write predetermined ID codes to the ID code areas.
As the ID code areas are allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program.

13.3 Notes on ID Code Areas

13.3.1 Setting Example of ID Code Areas

As the ID code areas are allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

- To set 55h in all of the ID code areas

```
.org 00FFDCH
.lword dummy | (55000000h)    ; UND
.lword dummy | (55000000h)    ; INTO
.lword dummy ; BREAK
.lword dummy | (55000000h)    ; ADDRESS MATCH
.lword dummy | (55000000h)    ; SET SINGLE STEP
.lword dummy | (55000000h)    ; WDT
.lword dummy | (55000000h)    ; ADDRESS BREAK
.lword dummy | (55000000h)    ; RESERVE
```

(Programming formats vary depending on the compiler. Check the compiler manual.)

14. Option Function Select Area

14.1 Overview

The option function select area is used to select the MCU state after reset or the function to prevent rewriting in parallel I/O mode. The reset vector highest-order-address, 0FFFFh, is assigned as the option function select area. Figure 14.1 shows the Option Function Select Area.



Figure 14.1 Option Function Select Area

14.2 OFS Register

The OFS register is used to select the MCU state after reset or the function to prevent rewriting in parallel I/O mode. Figure 14.2 shows the OFS Register.

Option Function Select Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
	1		1			1	

Symbol: OFS | Address: 0FFFFh | When Shipping: FFh(3)

Bit Symbol	Bit Name	Function	RW
WDTON	Watchdog timer start select bit	0 : Starts watchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
— (b1)	Reserved bit	Set to 1.	RW
ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RW
ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RW
— (b4)	Reserved bit	Set to 1.	RW
LVD0ON	Voltage detection 0 circuit start bit(2)	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset	RW
— (b6)	Reserved bit	Set to 1.	RW
CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RW

NOTES:
1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not write additions to the OFS register.
2. Setting the LVD0ON bit is only valid after a hardware reset. To use the power-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardware reset).
3. If the block including the OFS register is erased, FFh is set to the OFS register.

Figure 14.2 OFS Register

14.3 Notes on Option Function Select Area

14.3.1 Setting Example of Option Function Select Area

As the option function select area is allocated in the flash memory (not in the SFRs), they cannot be rewritten by executing an instruction. Write appropriate values when creating a program. The following shows a setting example.

- To set FFh in the OFS register

```
.org 00FFFCH
.lword reset | (0FF000000h)      ; RESET
```

(Programming formats vary depending on the compiler. Check the compiler manual.)

15. Watchdog Timer

The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is recommended to improve the reliability of the system. The watchdog timer contains a 15-bit counter and allows selection of count source protection mode enable or disable.
Table 15.1 lists information on the Watchdog Timer Specifications.
Refer to **5.6 Watchdog Timer Reset** for details on the watchdog timer.
Figure 15.1 shows the Block Diagram of Watchdog Timer. Figure 15.2 shows the Registers WDTR, WDTS, and WDC. Figure 15.3 shows the Registers CSPR and OFS.

Table 15.1 Watchdog Timer Specifications

Item	Count Source Protection Mode Disabled	Count Source Protection Mode Enabled
Count source	CPU clock	Low-speed on-chip oscillator clock
Count operation	Decrement	
Count start condition	Either of the following can be selected • After reset, count starts automatically • Count starts by writing to WDTS register	
Count stop condition	Stop mode, wait mode	None
Reset condition of watchdog timer	• Reset • Write 00h to the WDTR register before writing FFh • Underflow	
Operation at the time of underflow	Watchdog timer interrupt or watchdog timer reset	Watchdog timer reset
Select functions	• Division ratio of prescaler Selected by the WDC7 bit in the WDC register • Count source protection mode Whether count source protection mode is enabled or disabled after a reset can be selected by the CSPROINI bit in the OFS register (flash memory). If count source protection mode is disabled after a reset, it can be enabled or disabled by the CSPRO bit in the CSPR register (program). • Starts or stops of the watchdog timer after a reset Selected by the WDTON bit in the OFS register (flash memory).	



NOTE:
1. When the CSPRO bit is set to 1 (count source protection mode enabled), 0FFFh is set.

Figure 15.1 Block Diagram of Watchdog Timer

Watchdog Timer Reset Register

b7 b0

Symbol	Address	After Reset
WDTR	000Dh	Undefined

Function	RW
When 00h is written before writing FFh, the watchdog timer is reset.(1) The default value of the watchdog timer is 7FFFh when count source protection mode is disabled and 0FFFh when count source protection mode is enabled.(2)	WO

NOTES:
1. Do not generate an interrupt between when 00h and FFh are written.
2. When the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled), 0FFFh is set in the watchdog timer.

Watchdog Timer Start Register

b7 b0

Symbol	Address	After Reset
WDTS	000Eh	Undefined

Function	RW
The watchdog timer starts counting after a write instruction to this register.	WO

Watchdog Timer Control Register

b7 b6 b5 b4 b3 b2 b1 b0
0 0

Symbol	Address	After Reset
WDC	000Fh	00X11111b

Bit Symbol	Bit Name	Function	RW
— (b4-b0)	High-order bits of watchdog timer		RO
— (b5)	Reserved bit	Set to 0. When read, the content is undefined.	RW
— (b6)	Reserved bit	Set to 0.	RW
WDC7	Prescaler select bit	0 : Divide-by-16 1 : Divide-by-128	RW

Figure 15.2 Registers WDTR, WDTS, and WDC

Count Source Protection Mode Register

b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0	0	0

Symbol	Address	After Reset(1)
CSPR	001Ch	00h

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Reserved bits	Set to 0.	RW
CSPRO	Count source protection mode select bit(2)	0 : Count source protection mode disabled 1 : Count source protection mode enabled	RW

NOTES:
1. When 0 is written to the CSPROINI bit in the OFS register, the value after reset is 10000000b.
2. Write 0 before writing 1 to set the CSPRO bit to 1. 0 cannot be set by a program.

Option Function Select Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
	1		1			1	

Symbol	Address	When Shipping
OFS	0FFFFh	FFh(3)

Bit Symbol	Bit Name	Function	RW
WDTON	Watchdog timer start select bit	0 : Starts watchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
— (b1)	Reserved bit	Set to 1.	RW
ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RW
ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RW
— (b4)	Reserved bit	Set to 1.	RW
LVD0ON	Voltage detection 0 circuit start bit(2)	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset	RW
— (b6)	Reserved bit	Set to 1.	RW
CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RW

NOTES:
1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not write additions to the OFS register.
2. Setting the LVD0ON bit is only valid after a hardware reset. To use the power-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardware reset).
3. If the block including the OFS register is erased, FFh is set to the OFS register.

Figure 15.3 Registers CSPR and OFS

15.1 Count Source Protection Mode Disabled

The count source of the watchdog timer is the CPU clock when count source protection mode is disabled. Table 15.2 lists the Watchdog Timer Specifications (with Count Source Protection Mode Disabled).

Table 15.2 Watchdog Timer Specifications (with Count Source Protection Mode Disabled)

Item	Specification
Count source	CPU clock
Count operation	Decrement
Period	$\frac{\text{Division ratio of prescaler (n)} \times \text{count value of watchdog timer (32768)}^{(1)}}{\text{CPU clock}}$ n: 16 or 128 (selected by WDC7 bit in WDC register) Example: When the CPU clock frequency is 16 MHz and prescaler divided by 16, the period is approximately 32.8 ms
Reset condition of watchdog timer	• Reset • Write 00h to the WDTR register before writing FFh • Underflow
Count start condition	The WDTON bit(2) in the OFS register (0FFFFh) selects the operation of the watchdog timer after a reset • When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after a reset and the count starts when the WDTS register is written to • When the WDTON bit is set to 0 (watchdog timer starts automatically after exiting) The watchdog timer and prescaler start counting automatically after a reset
Count stop condition	Stop and wait modes (inherit the count from the held value after exiting modes)
Operation at time of underflow	• When the PM12 bit in the PM1 register is set to 0 Watchdog timer interrupt • When the PM12 bit in the PM1 register is set to 1 Watchdog timer reset (Refer to **5.6 Watchdog Timer Reset**.)

NOTES:
1. The watchdog timer is reset when 00h is written to the WDTR register before FFh. The prescaler is reset after the MCU is reset. Some errors in the period of the watchdog timer may be caused by the prescaler.
2. The WDTON bit cannot be changed by a program. To set the WDTON bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.

15.2 Count Source Protection Mode Enabled

The count source of the watchdog timer is the low-speed on-chip oscillator clock when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.
Table 15.3 lists the Watchdog Timer Specifications (with Count Source Protection Mode Enabled).

Table 15.3 Watchdog Timer Specifications (with Count Source Protection Mode Enabled)

Item	Specification
Count source	Low-speed on-chip oscillator clock
Count operation	Decrement
Period	Count value of watchdog timer (4096) Low-speed on-chip oscillator clock Example: Period is approximately 32.8 ms when the low-speed on-chip oscillator clock frequency is 125 kHz
Reset condition of watchdog timer	• Reset • Write 00h to the WDTR register before writing FFh • Underflow
Count start condition	The WDTON bit(1) in the OFS register (0FFFFh) selects the operation of the watchdog timer after a reset. • When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after a reset and the count starts when the WDTS register is written to • When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after a reset
Count stop condition	None (The count does not stop in wait mode after the count starts. The MCU does not enter stop mode.)
Operation at time of underflow	Watchdog timer reset (Refer to **5.6 Watchdog Timer Reset.**)
Registers, bits	• When setting the CSPPRO bit in the CSPR register to 1 (count source protection mode is enabled)(2), the following are set automatically - Set 0FFFh to the watchdog timer - Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on) - Set the PM12 bit in the PM1 register to 1 (The watchdog timer is reset when watchdog timer underflows) • The following conditions apply in count source protection mode - Writing to the CM10 bit in the CM1 register is disabled (It remains unchanged even if it is set to 1. The MCU does not enter stop mode.) - Writing to the CM14 bit in the CM1 register is disabled (It remains unchanged even if it is set to 1. The low-speed on-chip oscillator does not stop.)

NOTES:
1. The WDTON bit cannot be changed by a program. To set the WDTON bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
2. Even if 0 is written to the CSPROINI bit in the OFS register, the CSPRO bit is set to 1. The CSPROINI bit cannot be changed by a program. To set the CSPROINI bit, write 0 to bit 7 of address 0FFFFh with a flash programmer.

16. Timers

The MCU has two 8-bit timers with 8-bit prescalers and two 16-bit timers. The two 8-bit timers with 8-bit prescalers are timer RA and timer RB. These timers contain a reload register to store the default value of the counter. The two 16-bit timers are timer RC, timer RD, and have input capture and output compare functions. All the timers operate independently.
Tables 16.1 lists Functional Comparison of Timers.

Table 16.1 Functional Comparison of Timers

Item		Timer RA	Timer RB	Timer RC	Timer RD
Configuration		8-bit timer with 8-bit prescaler (with reload register)	8-bit timer with 8-bit prescaler (with reload register)	16-bit timer (with input capture and output compare)	16-bit timer × 2 (with input capture and output compare)
Count		Decrement	Decrement	Increment	Increment/Decrement
Count sources		• f1 • f2 • f8 • fOCO	• f1 • f2 • f8 • Timer RA underflow	• f1 • f2 • f4 • f8 • f32 • fOCO40M • TRCCLK	• f1 • f2 • f4 • f8 • f32 • fOCO40M • TRDIOA0
Function	Count of the internal count source	Timer mode	Timer mode	Timer mode (output compare function)	Timer mode (output compare function)
	Count of the external count source	Event counter mode	—	Timer mode (output compare function)	Timer mode (output compare function)
	External pulse width/ period measurement	Pulse width measurement mode, pulse period measurement mode	—	Timer mode (input capture function; 4 pins)	Timer mode (input compare function; 2 channels × 4 pins)
	PWM output	Pulse output mode(1), Event counter mode(1)	Programmable waveform generation mode	Timer mode (output compare function; 4 pins)(1), PWM mode (3 pins), PWM2 mode (1 pin)	Timer mode (output compare function; 2 channels × 4 pins)(1), PWM mode (2 channels × 3 pins), PWM3 mode (2 channels × 2 pins)
	One-shot waveform output	—	Programmable one-shot generation mode, Programmable wait one-shot generation mode	PWM mode (3 pins)	PWM mode (2 channels × 3 pins)
	Three-phase waveforms output	—	—	—	Reset synchronous PWM mode (2 channels × 3 pins, Sawtooth wave modulation), Complementary PWM mode (2 channels × 3 pins, triangular wave modulation, dead time)
Input pin		TRAIO	$\overline{\text{INT0}}$	$\overline{\text{INT0}}$, TRCCLK, TRCTRG, TRCIOA, TRCIOB, TRCIOC, TRCIOD	$\overline{\text{INT0}}$, TRDCLK, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1
Output pin		TRAO TRAIO	TRBO	TRCIOA, TRCIOB, TRCIOC, TRCIOD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1
Related interrupt		Timer RA interrupt, INT1 interrupt	Timer RB interrupt, INT0 interrupt	Compare match/input capture A to D interrupt, Overflow interrupt, INT0 interrupt	Compare match/input capture A0 to D0 interrupt, Compare match/input capture A1 to D1 interrupt, Overflow interrupt, Underflow interrupt(2), INT0 interrupt
Timer stop		Provided	Provided	Provided	Provided

NOTES:
1. Rectangular waves are output in these modes. Since the waves are inverted at each overflow, the “H” and “L” level widths of the pulses are the same.
2. The underflow interrupt can be set to channel 1.

16.1 Timer RA

Timer RA is an 8-bit timer with an 8-bit prescaler.
The prescaler and timer each consist of a reload register and counter. The reload register and counter are allocated at the same address, and can be accessed when accessing registers TRAPRE and TRA (refer to **Tables 16.2 to 16.6 the Specification of Each Modes**).
The count source for timer RA is the operating clock that regulates the timing of timer operations such as counting and reloading.
Figure 16.1 shows a Block Diagram of Timer RA. Figures 16.2 and 16.3 show the registers associated with Timer RA.

Timer RA contains the following five operating modes:

- Timer mode: The timer counts the internal count source.
- Pulse output mode: The timer counts the internal count source and outputs pulses which invert the polarity by underflow of the timer.
- Event counter mode: The timer counts external pulses.
- Pulse width measurement mode: The timer measures the pulse width of an external pulse.
- Pulse period measurement mode: The timer measures the pulse period of an external pulse.



Figure 16.1 Block Diagram of Timer RA

Timer RA Control Register(4)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRACR	0100h	00h

Bit Symbol	Bit Name	Function	RW
TSTART	Timer RA count start bit(1)	0 : Count stops 1 : Count starts	RW
TCSTF	Timer RA count status flag(1)	0 : Count stops 1 : During count	RO
TSTOP	Timer RA count forcible stop bit(2)	When this bit is set to 1, the count is forcibly stopped. When read, its content is 0.	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
TEDGF	Active edge judgment flag(3, 5)	0 : Active edge not received 1 : Active edge received (end of measurement period)	RW
TUNDF	Timer RA underflow flag(3, 5)	0 : No underflow 1 : Underflow	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTES:
1. Refer to **16.1.6 Notes on Timer RA** for precautions regarding bits TSTART and TCSTF.
2. When the TSTOP bit is set to 1, bits TSTART and TCSTF and registers TPRAPRE and TRA are set to the values after a reset.
3. Bits TEDGF and TUNDF can be set to 0 by writing 0 to these bits by a program. However, their value remains unchanged when 1 is written.
4. In pulse width measurement mode and pulse period measurement mode, use the MOV instruction to set the TRACR register. If it is necessary to avoid changing the values of bits TEDGF and TUNDF, write 1 to them.
5. Set to 0 in timer mode, pulse output mode, and event counter mode.

Timer RA I/O Control Register

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	Function varies depending on operating mode.	RW
TOPCR	TRAIO output control bit		RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{INT1}$/TRAIO select bit	Function varies depending on operating mode.	RW
TIPF0	TRAIO input filter select bits		RW
TIPF1			
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 16.2 Registers TRACR and TRAIOC

Timer RA Mode Register



Symbol	Address	After Reset
TRAMR	0102h	00h

Bit Symbol	Bit Name	Function	RW
TMOD0	Timer RA operating mode select bits(1)	b2 b1 b0 0 0 0 : Timer mode 0 0 1 : Pulse output mode 0 1 0 : Event counter mode 0 1 1 : Pulse width measurement mode 1 0 0 : Pulse period measurement mode 1 0 1 : 1 1 0 : Do not set. 1 1 1 :	RW
TMOD1			RW
TMOD2			RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
TCK0	Timer RA count source select bits	b6 b5 b4 0 0 0 : f1 0 0 1 : f8 0 1 0 : fOCO 0 1 1 : f2 1 0 0 : 1 0 1 : Do not set. 1 1 0 : 1 1 1 :	RW
TCK1			RW
TCK2			RW
TCKCUT	Timer RA count source cutoff bit	0 : Provides count source 1 : Cuts off count source	RW

NOTE:
1. When both the TSTART and TCSTF bits in the TRACR register are set to 0 (count stops), rewrite this register.

Timer RA Prescaler Register



Symbol	Address	After Reset
TRAPRE	0103h	FFh(1)

Mode	Function	Setting Range	RW
Timer mode	Counts an internal count source	00h to FFh	RW
Pulse output mode		00h to FFh	RW
Event counter mode	Counts an external count source	00h to FFh	RW
Pulse width measurement mode	Measure pulse width of input pulses from external (counts internal count source)	00h to FFh	RW
Pulse period measurement mode	Measure pulse period of input pulses from external (counts internal count source)	00h to FFh	RW

NOTE:
1. When the TSTOP bit in the TRACR register is set to 1, the TRAPRE register is set to FFh.

Timer RA Register



Symbol	Address	After Reset
TRA	0104h	FFh(1)

Mode	Function	Setting Range	RW
All modes	Counts on underflow of timer RA prescaler register	00h to FFh	RW

NOTE:
1. When the TSTOP bit in the TRACR register is set to 1, the TRA register is set to FFh.

Figure 16.3 Registers TRAMR, TRAPRE, and TRA

16.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (refer to **Table 16.2 Timer Mode Specifications**).
Figure 16.4 shows the TRAIOC Register in Timer Mode.

Table 16.2 Timer Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO
Count operations	• Decrement • When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register. • 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
$\overline{\text{INT1}}$/TRAIO pin function	Programmable I/O port, or $\overline{\text{INT1}}$ interrupt input
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. • When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter. (Refer to **16.1.1.1 Timer Write Control during Count Operation**.)

Timer RA I/O Control Register

b7	b6	b5	b4	b3	b2	b1	b0
X	X	0	0		0	0	0

Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	Set to 0 in timer mode.	RW
TOPCR	TRAIO output control bit		RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{\text{INT1}}$/TRAIO select bit	0 : $\overline{\text{INT1}}$/TRAIO pin (P1_7) 1 : $\overline{\text{INT1}}$/TRAIO pin (P1_5)	RW
TIPF0 TIPF1	TRAIO input filter select bits	Set to 0 in timer mode.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 16.4 TRAIOC Register in Timer Mode

16.1.1.1 Timer Write Control during Count Operation

Timer RA has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. When writing to the prescaler or timer, values are written to both the reload register and counter.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, if the prescaler or timer is written to when count operation is in progress, the counter value is not updated immediately after the WRITE instruction is executed.

Figure 16.5 shows an Operating Example of Timer RA when Counter Value is Rewritten during Count Operation.



Figure 16.5 Operating Example of Timer RA when Counter Value is Rewritten during Count Operation

16.1.2 Pulse Output Mode

In pulse output mode, the internally generated count source is counted, and a pulse with inverted polarity is output from the TRAIO pin each time the timer underflows (refer to **Table 16.3 Pulse Output Mode Specifications**).
Figure 16.6 shows the TRAIOC Register in Pulse Output Mode.

Table 16.3 Pulse Output Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO
Count operations	• Decrement • When the timer underflows, the contents in the reload register is reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register. • 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
$\overline{\text{INT1}}$/TRAIO pin function	Pulse output, programmable output port, or $\overline{\text{INT1}}$ interrupt(1)
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. • When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter. (Refer to **16.1.1.1 Timer Write Control during Count Operation**.)
Select functions	• TRAIO signal polarity switch function The TEDGSEL bit in the TRAIOC register selects the level at the start of pulse output.(1) • Pulse output stop function Output from the TRAIO pin is stopped by the TOPCR bit in the TRAIOC register. • $\overline{\text{INT1}}$/TRAIO pin select function P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register.

NOTE:
1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

Timer RA I/O Control Register

b7	b6	b5	b4	b3	b2	b1	b0
X	X	0	0		0		

Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	0 : TRAIO output starts at “H” 1 : TRAIO output starts at “L”	RW
TOPCR	TRAIO output control bit	0 : TRAIO output 1 : Port P1_7 or P1_5	RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{\text{INT1}}$/TRAIO select bit	0 : $\overline{\text{INT1}}$/TRAIO pin (P1_7) 1 : $\overline{\text{INT1}}$/TRAIO pin (P1_5)	RW
TIPF0	TRAIO input filter select bits	Set to 0 in pulse output mode.	RW
TIPF1			RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 16.6 TRAIOC Register in Pulse Output Mode

16.1.3 Event Counter Mode

In event counter mode, external signal inputs to the $\overline{\text{INT1}}$/TRAIO pin are counted (refer to **Table 16.4 Event Counter Mode Specifications**).
Figure 16.7 shows the TRAIOC Register in Event Counter Mode.

Table 16.4 Event Counter Mode Specifications

Item	Specification
Count source	External signal which is input to TRAIO pin (active edge selectable by a program)
Count operations	• Decrement • When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1) n: setting value of TRAPRE register, m: setting value of TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register. • 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	• When timer RA underflows [timer RA interrupt].
$\overline{\text{INT1}}$/TRAIO pin function	Count source input ($\overline{\text{INT1}}$ interrupt input)
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. • When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter. (Refer to **16.1.1.1 Timer Write Control during Count Operation**.)
Select functions	• $\overline{\text{INT1}}$ input polarity switch function The TEDGSEL bit in the TRAIOC register selects the active edge of the count source. • Count source input pin select function P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register. • Digital filter function Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter and select the sampling frequency.

Timer RA I/O Control Register



Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	0 : Starts counting at rising edge of the TRAIO input or TRAIO starts output at "L" 1 : Starts counting at falling edge of the TRAIO input or TRAIO starts output at "H"	RW
TOPCR	TRAIO output control bit	Set to 0 in event counter mode.	RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{INT1}$/TRAIO select bit	0 : $\overline{INT1}$/TRAIO pin (P1_7) 1 : $\overline{INT1}$/TRAIO pin (P1_5)	RW
TIPF0	TRAIO input filter select bits(1)	b5 b4 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
TIPF1			
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

Figure 16.7 TRAIOC Register in Event Counter Mode

16.1.4 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the $\overline{\text{INT1}}$/TRAIO pin is measured (refer to **Table 16.5 Pulse Width Measurement Mode Specifications**).
Figure 16.8 shows the TRAIOC Register in Pulse Width Measurement Mode and Figure 16.9 shows an Operating Example of Pulse Width Measurement Mode.

Table 16.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO
Count operations	• Decrement • Continuously counts the selected signal only when measurement pulse is “H” level, or conversely only “L” level. • When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register. • 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	• When timer RA underflows [timer RA interrupt]. • Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
$\overline{\text{INT1}}$/TRAIO pin function	Measured pulse input ($\overline{\text{INT1}}$ interrupt input)
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. • When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter. (Refer to **16.1.1.1 Timer Write Control during Count Operation**.)
Select functions	• Measurement level select The TEDGSEL bit in the TRAIOC register selects the “H” or “L” level period. • Measured pulse input pin select function P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register. • Digital filter function Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter and select the sampling frequency.

Timer RA I/O Control Register

b7	b6	b5	b4	b3	b2	b1	b0
X	X				0	0	

Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	0 : TRAIO input starts at “L” 1 : TRAIO input starts at “H”	RW
TOPCR	TRAIO output control bit	Set to 0 in pulse width measurement mode.	RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{\text{INT1}}$/TRAIO select bit	0 : $\overline{\text{INT1}}$/TRAIO pin (P1_7) 1 : $\overline{\text{INT1}}$/TRAIO pin (P1_5)	RW
TIPF0 TIPF1	TRAIO input filter select bits(1)	b5 b4 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

Figure 16.8 TRAIOC Register in Pulse Width Measurement Mode



The above applies under the following conditions.
- "H" level width of measured pulse is measured. (TEDGSEL = 1)
- TRAPRE = FFh

Figure 16.9 Operating Example of Pulse Width Measurement Mode

16.1.5 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the $\overline{\text{INT1}}$/TRAIO pin is measured (refer to **Table 16.6 Pulse Period Measurement Mode Specifications**).
Figure 16.10 shows the TRAIOC Register in Pulse Period Measurement Mode and Figure 16.11 shows an Operating Example of Pulse Period Measurement Mode.

Table 16.6 Pulse Period Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO
Count operations	• Decrement • After the active edge of the measured pulse is input, the contents of the read-out buffer are retained at the first underflow of timer RA prescaler. Then timer RA reloads the contents in the reload register at the second underflow of timer RA prescaler and continues counting.
Count start condition	1 (count start) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stop) is written to TSTART bit in the TRACR register. • 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	• When timer RA underflows or reloads [timer RA interrupt]. • Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
$\overline{\text{INT1}}$/TRAIO pin function	Measured pulse input(1) ($\overline{\text{INT1}}$ interrupt input)
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. • When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter. (Refer to **16.1.1.1 Timer Write Control during Count Operation**.)
Select functions	• Measurement period select The TEDGSEL bit in the TRAIOC register selects the measurement period of the input pulse. • Measured pulse input pin select function P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register. • Digital filter function Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter and select the sampling frequency.

NOTE:
1. Input a pulse with a period longer than twice the timer RA prescaler period. Input a pulse with a longer “H” and “L” width than the timer RA prescaler period. If a pulse with a shorter period is input to the TRAIO pin, the input may be ignored.

Timer RA I/O Control Register



Symbol	Address	After Reset
TRAIOC	0101h	00h

Bit Symbol	Bit Name	Function	RW
TEDGSEL	TRAIO polarity switch bit	0 : Measures measurement pulse from one rising edge to next rising edge 1 : Measures measurement pulse from one falling edge to next falling edge	RW
TOPCR	TRAIO output control bit	Set to 0 in pulse period measurement mode.	RW
— (b2)	Reserved bit	Set to 0.	RW
TIOSEL	$\overline{\text{INT1}}$/TRAIO select bit	0 : $\overline{\text{INT1}}$/TRAIO pin (P1_7) 1 : $\overline{\text{INT1}}$/TRAIO pin (P1_5)	RW
TIPF0	TRAIO input filter select bits(1)	b5 b4 0 0 : No filter 0 1 : Filter with f1 sampling 1 0 : Filter with f8 sampling 1 1 : Filter with f32 sampling	RW
TIPF1			
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

Figure 16.10 TRAIOC Register in Pulse Period Measurement Mode



Conditions: The period from one rising edge to the next rising edge of the measured pulse is measured (TEDGSEL = 0) with the default value of the TRA register as 0Fh.

NOTES:
1. The contents of the read-out buffer can be read by reading the TRA register in pulse period measurement mode.
2. After an active edge of the measured pulse is input, the TEDGF bit in the TRACR register is set to 1 (active edge found) when the timer RA prescaler underflows for the second time.
3. The TRA register should be read before the next active edge is input after the TEDGF bit is set to 1 (active edge found). The contents in the read-out buffer are retained until the TRA register is read. If the TRA register is not read before the next active edge is input, the measured result of the previous period is retained.
4. To set to 0 by a program, use a MOV instruction to write 0 to the TEDGF bit in the TRACR register. At the same time, write 1 to the TUNDF bit in the TRACR register.
5. To set to 0 by a program, use a MOV instruction to write 0 to the TUNDF bit. At the same time, write 1 to the TEDGF bit.
6. Bits TUNDF and TEDGF are both set to 1 if timer RA underflows and reloads on an active edge simultaneously.

Figure 16.11 Operating Example of Pulse Period Measurement Mode

16.1.6 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

  During this time, do not access registers associated with timer RA(1) other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count).

  The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

  During this time, do not access registers associated with timer RA(1) other than the TCSTF bit.

  NOTE:
  1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.

- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

16.2 Timer RB

Timer RB is an 8-bit timer with an 8-bit prescaler.
The prescaler and timer each consist of a reload register and counter (refer to **Tables 16.7 to 16.10 the Specifications of Each Mode**).
Timer RB has timer RB primary and timer RB secondary as reload registers.
The count source for timer RB is the operating clock that regulates the timing of timer operations such as counting and reloading.
Figure 16.12 shows a Block Diagram of Timer RB. Figures 16.13 to 16.16 show the registers associated with timer RB.

Timer RB has four operation modes listed as follows:

- Timer mode: The timer counts an internal count source (peripheral function clock or timer RA underflows).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs a one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs a delayed one-shot pulse.



Figure 16.12 Block Diagram of Timer RB

Pin Select Register 2

b7 b0

Symbol	Address	After Reset
PINSR2	00F6h	Undefined

Function	RW
Set to “40h” when using Timer RB. Do not set values other than “40h”. When read, its content is undefined.	WO

Figure 16.13 PINSR2 Register

Timer RB Control Register



Symbol	Address	After Reset
TRBCR	0108h	00h

Bit Symbol	Bit Name	Function	RW
TSTART	Timer RB count start bit(1)	0 : Count stops 1 : Count starts	RW
TCSTF	Timer RB count status flag(1)	0 : Count stops 1 : During count(3)	RO
TSTOP	Timer RB count forcible stop bit(1, 2)	When this bit is set to 1, the count is forcibly stopped. When read, its content is 0.	RW
— (b7-b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTES:
1. Refer to **16.2.5 Notes on Timer RB** for precautions regarding bits TSTART, TCSTF and TSTOP.
2. When the TSTOP bit is set to 1, registers TRBPRE, TRBSC, TRBPR, and bits TSTART and TCSTF, and the TOSSTF bit in the TRBOCR register are set to values after a reset.
3. Indicates that count operation is in progress in timer mode or programmable waveform mode. In programmable one-shot generation mode or programmable wait one-shot generation mode, indicates that a one-shot pulse trigger has been acknowledged.

Timer RB One-Shot Control Register(2)



Symbol	Address	After Reset
TRBOCR	0109h	00h

Bit Symbol	Bit Name	Function	RW
TOSST	Timer RB one-shot start bit	When this bit is set to 1, one-shot trigger generated. When read, its content is 0.	RW
TOSSP	Timer RB one-shot stop bit	When this bit is set to 1, counting of one-shot pulses (including programmable wait one-shot pulses) stops. When read, its content is 0.	RW
TOSSTF	Timer RB one-shot status flag(1)	0 : One-shot stopped 1 : One-shot operating (Including wait period)	RO
— (b7-b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTES:
1. When 1 is set to the TSTOP bit in the TRBCR register, the TOSSTF bit is set to 0.
2. This register is enabled when bits TMOD1 to TMOD0 in the TRBMR register is set to 10b (programmable one-shot generation mode) or 11b (programmable wait one-shot generation mode).

Figure 16.14 Registers TRBCR and TRBOCR

Timer RB I/O Control Register

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRBIOC	010Ah	00h

Bit Symbol	Bit Name	Function	RW
TOPL	Timer RB output level select bit	Function varies depending on operating mode.	RW
TOCNT	Timer RB output switch bit		RW
INOSTG	One-shot trigger control bit		RW
INOSEG	One-shot trigger polarity select bit		RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Timer RB Mode Register

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRBMR	010Bh	00h

Bit Symbol	Bit Name	Function	RW
TMOD0	Timer RB operating mode select bits(1)	b1 b0 0 0 : Timer mode 0 1 : Programmable waveform generation mode 1 0 : Programmable one-shot generation mode 1 1 : Programmable wait one-shot generation mode	RW
TMOD1			RW
— (b2)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
TWRC	Timer RB write control bit(2)	0 : Write to reload register and counter 1 : Write to reload register only	RW
TCK0	Timer RB count source select bits(1)	b5 b4 0 0 : f1 0 1 : f8 1 0 : Timer RA underflow 1 1 : f2	RW
TCK1			RW
— (b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
TCKCUT	Timer RB count source cutoff bit(1)	0 : Provides count source 1 : Cuts off count source	RW

NOTES:
1. Change bits TMOD1 and TMOD0; TCK1 and TCK0; and TCKCUT when both the TSTART and TCSTF bits in the TRBCR register set to 0 (count stops).
2. The TWRC bit can be set to either 0 or 1 in timer mode. In programmable waveform generation mode, programmable one-shot generation mode, or programmable wait one-shot generation mode, the TWRC bit must be set to 1 (write to reload register only).

Figure 16.15 Registers TRBIOC and TRBMR

Timer RB Prescaler Register(1)

b7 b0

Symbol	Address	After Reset
TRBPRE	010Ch	FFh

Mode	Function	Setting Range	RW
Timer mode	Counts an internal count source or timer RA underflows	00h to FFh	RW
Programmable waveform generation mode		00h to FFh	RW
Programmable one-shot generation mode		00h to FFh	RW
Programmable wait one-shot generation mode		00h to FFh	RW

NOTE:
1. When the TSTOP bit in the TRBCR register is set to 1, the TRBPRE register is set to FFh.

Timer RB Secondary Register(3, 4)

b7 b0

Symbol	Address	After Reset
TRBSC	010Dh	FFh

Mode	Function	Setting Range	RW
Timer mode	Disabled	00h to FFh	—
Programmable waveform generation mode	Counts timer RB prescaler underflows(1)	00h to FFh	WO(2)
Programmable one-shot generation mode	Disabled	00h to FFh	—
Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (one-shot width is counted)	00h to FFh	WO(2)

NOTES:
1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.
2. The count value can be read out by reading the TRBPR register even when the secondary period is being counted.
3. When the TSTOP bit in the TRBCR register is set to 1, the TRBSC register is set to FFh.
4. To write to the TRBSC register, perform the following steps.
   (1) Write the value to the TRBSC register.
   (2) Write the value to the TRBPR register. (If the value does not change, write the same value second time.)

Timer RB Primary Register(2)

b7 b0

Symbol	Address	After Reset
TRBPR	010Eh	FFh

Mode	Function	Setting Range	RW
Timer mode	Counts timer RB prescaler underflows	00h to FFh	RW
Programmable waveform generation mode	Counts timer RB prescaler underflows(1)	00h to FFh	RW
Programmable one-shot generation mode	Counts timer RB prescaler underflows (one-shot width is counted)	00h to FFh	RW
Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (wait period width is counted)	00h to FFh	RW

NOTES:
1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.
2. When the TSTOP bit in the TRBCR register is set to 1, the TRBPR register is set to FFh.

Figure 16.16 Registers TRBPRE, TRBSC, and TRBPR

16.2.1 Timer Mode

In timer mode, a count source which is internally generated or timer RA underflows are counted (refer to **Table 16.7 Timer Mode Specifications**). Registers TRBOCR and TRBSC are not used in timer mode.
Figure 16.17 shows the TRBIOC Register in Timer Mode.

Table 16.7 Timer Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	• Decrement • When the timer underflows, it reloads the reload register contents before the count continues (when timer RB underflows, the contents of timer RB primary reload register is reloaded).
Divide ratio	1/(n+1)(m+1) n: setting value in TRBPRE register, m: setting value in TRBPR register
Count start condition	1 (count starts) is written to the TSTART bit in the TRBCR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRBCR register. • 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register.
Interrupt request generation timing	When timer RB underflows [timer RB interrupt].
TRBO pin function	Programmable I/O port
$\overline{\text{INT0}}$ pin function	Programmable I/O port or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	• When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. • When registers TRBPRE and TRBPR are written to while count operation is in progress: If the TWRC bit in the TRBMR register is set to 0, the value is written to both the reload register and the counter. If the TWRC bit is set to 1, the value is written to the reload register only. (Refer to **16.2.1.1 Timer Write Control during Count Operation**.)

Timer RB I/O Control Register

b7	b6	b5	b4	b3	b2	b1	b0
X	X	X	X	0	0	0	0

Symbol	Address	After Reset
TRBIOC	010Ah	00h

Bit Symbol	Bit Name	Function	RW
TOPL	Timer RB output level select bit	Set to 0 in timer mode.	RW
TOCNT	Timer RB output switch bit		RW
INOSTG	One-shot trigger control bit		RW
INOSEG	One-shot trigger polarity select bit		RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 16.17 TRBIOC Register in Timer Mode

16.2.1.1 Timer Write Control during Count Operation

Timer RB has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. In timer mode, the TWRC bit in the TRBMR register can be used to select whether writing to the prescaler or timer during count operation is performed to both the reload register and counter or only to the reload register.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, even if the TWRC bit is set for writing to both the reload register and counter, the counter value is not updated immediately after the WRITE instruction is executed. In addition, if the TWRC bit is set for writing to the reload register only, the synchronization of the writing will be shifted if the prescaler value changes. Figure 16.18 shows an Operating Example of Timer RB when Counter Value is Rewritten during Count Operation.



Figure 16.18 Operating Example of Timer RB when Counter Value is Rewritten during Count Operation

16.2.2 Programmable Waveform Generation Mode

In programmable waveform generation mode, the signal output from the TRBO pin is inverted each time the counter underflows, while the values in registers TRBPR and TRBSC are counted alternately (refer to **Table 16.8 Programmable Waveform Generation Mode Specifications**). Counting starts by counting the setting value in the TRBPR register. The TRBOCR register is unused in this mode.
Figure 16.19 shows the TRBIOC Register in Programmable Waveform Generation Mode. Figure 16.20 shows an Operating Example of Timer RB in Programmable Waveform Generation Mode.

Table 16.8 Programmable Waveform Generation Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	• Decrement • When the timer underflows, it reloads the contents of the primary reload and secondary reload registers alternately before the count continues.
Width and period of output waveform	Primary period: (n+1)(m+1)/fi Secondary period: (n+1)(p+1)/fi Period: (n+1){(m+1)+(p+1)}/fi fi: Count source frequency n: Value set in TRBPRE register m: Value set in TRBPR register p: Value set in TRBSC register
Count start condition	1 (count start) is written to the TSTART bit in the TRBCR register.
Count stop conditions	• 0 (count stop) is written to the TSTART bit in the TRBCR register. • 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register.
Interrupt request generation timing	In half a cycle of the count source, after timer RB underflows during the secondary period (at the same time as the TRBO output change) [timer RB interrupt]
TRBO pin function	Programmable output port or pulse output
$\overline{\text{INT0}}$ pin function	Programmable I/O port or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE(1).
Write to timer	• When registers TRBPRE, TRBSC, and TRBPR are written while the count is stopped, values are written to both the reload register and counter. • When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only.(2)
Select functions	• Output level select function The TOPL bit in the TRBIOC register selects the output level during primary and secondary periods. • TRBO pin output switch function Timer RB pulse output or P1_3 latch output is selected by the TOCNT bit in the TRBIOC register.(3)

NOTES:
1. Even when counting the secondary period, the TRBPR register may be read.
2. The set values are reflected in the waveform output beginning with the following primary period after writing to the TRBPR register.
3. The value written to the TOCNT bit is enabled by the following.
   - When counting starts.
   - When a timer RB interrupt request is generated.
     The contents after the TOCNT bit is changed are reflected from the output of the following primary period.

Timer RB I/O Control Register



Symbol	Address	After Reset
TRBIOC	010Ah	00h

Bit Symbol	Bit Name	Function	RW
TOPL	Timer RB output level select bit	0 : Outputs “H” for primary period Outputs “L” for secondary period Outputs “L” when the timer is stopped 1 : Outputs “L” for primary period Outputs “H” for secondary period Outputs “H” when the timer is stopped	RW
TOCNT	Timer RB output switch bit	0 : Outputs timer RB waveform 1 : Outputs value in P1_3 port register	RW
INOSTG	One-shot trigger control bit	Set to 0 in programmable waveform generation mode.	RW
INOSEG	One-shot trigger polarity select bit		RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 16.19 TRBIOC Register in Programmable Waveform Generation Mode



The above applies under the following conditions.

TRBPRE = 01h, TRBPR = 01h, TRBSC = 02h
TRBIOC register TOCNT = 0 (timer RB waveform is output from the TRBO pin)

Figure 16.20 Operating Example of Timer RB in Programmable Waveform Generation Mode

16.2.3 Programmable One-shot Generation Mode

In programmable one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the INT0 pin) (refer to **Table 16.9 Programmable One-Shot Generation Mode Specifications**). When a trigger is generated, the timer starts operating from the point only once for a given period equal to the set value in the TRBPR register. The TRBSC register is not used in this mode.
Figure 16.21 shows the TRBIOC Register in Programmable One-Shot Generation Mode. Figure 16.22 shows an Operating Example of Programmable One-Shot Generation Mode.

Table 16.9 Programmable One-Shot Generation Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	• Decrement the setting value in the TRBPR register • When the timer underflows, it reloads the contents of the reload register before the count completes and the TOSSTF bit is set to 0 (one-shot stops). • When the count stops, the timer reloads the contents of the reload register before it stops.
One-shot pulse output time	(n+1)(m+1)/fi fi: Count source frequency, n: Setting value in TRBPRE register, m: Setting value in TRBPR register(2)
Count start conditions	• The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated • Set the TOSST bit in the TRBOCR register to 1 (one-shot starts) • Input trigger to the INT0 pin
Count stop conditions	• When reloading completes after timer RB underflows during primary period • When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) • When the TSTART bit in the TRBCR register is set to 0 (stops counting) • When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting)
Interrupt request generation timing	In half a cycle of the count source, after the timer underflows (at the same time as the TRBO output ends) [timer RB interrupt]
TRBP pin function	Pulse output
INT0 pin functions	• When the INOSTG bit in the TRBIOC register is set to 0 (INT0 one-shot trigger disabled): programmable I/O port or INT0 interrupt input • When the INOSTG bit in the TRBIOC register is set to 1 (INT0 one-shot trigger enabled): external trigger (INT0 interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	• When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. • When registers TRBPRE and TRBPR are written during the count, values are written to the reload register only (the data is transferred to the counter at the following reload)(1).
Select functions	• Output level select function The TOPL bit in the TRBIOC register selects the output level of the one-shot pulse waveform. • One-shot trigger select function Refer to **16.2.3.1 One-Shot Trigger Selection**.

NOTES:
1. The set value is reflected at the following one-shot pulse after writing to the TRBPR register.
2. Do not set both the TRBPRE and TRBPR registers to 00h.

Timer RB I/O Control Register



Symbol	Address	After Reset
TRBIOC	010Ah	00h

Bit Symbol	Bit Name	Function	RW
TOPL	Timer RB Output Level Select Bit	0 : Outputs one-shot pulse “H” Outputs “L” when the timer is stopped 1 : Outputs one-shot pulse “L” Outputs “H” when the timer is stopped	RW
TOCNT	Timer RB Output Switch Bit	Set to 0 in programmable one-shot generation mode.	RW
INOSTG	One-Shot Trigger Control Bit(1)	0 : $\overline{INT0}$ pin one-shot trigger disabled 1 : $\overline{INT0}$ pin one-shot trigger enabled	RW
INOSEG	One-Shot Trigger Polarity Select Bit(1)	0 : Falling edge trigger 1 : Rising edge trigger	RW
— (b7-b4)	Nothing is assigned. if necessary, set to 0. When read, its content is 0.		—

NOTE:
1. Refer to **16.2.3.1 One-Shot Trigger Selection**.

Figure 16.21 TRBIOC Register in Programmable One-Shot Generation Mode



The above applies under the following conditions.

TRBPRE = 01h, TRBPR = 01h
TRBIOC register TOPL = 0, TOCNT = 0
INOSTG = 1 (INT0 one-shot trigger enabled)
INOSEG = 1 (edge trigger at rising edge)

Figure 16.22 Operating Example of Programmable One-Shot Generation Mode

16.2.3.1 One-Shot Trigger Selection

In programmable one-shot generation mode and programmable wait one-shot generation mode, operation starts when a one-shot trigger is generated while the TCSTF bit in the TRBCR register is set to 1 (count starts).
A one-shot trigger can be generated by either of the following causes:

- 1 is written to the TOSST bit in the TRBOCR register by a program.
- Trigger input from the $\overline{\text{INT0}}$ pin.

When a one-shot trigger occurs, the TOSSTF bit in the TRBOCR register is set to 1 (one-shot operation in progress) after one or two cycles of the count source have elapsed. Then, in programmable one-shot generation mode, count operation begins and one-shot waveform output starts. (In programmable wait one-shot generation mode, count operation starts for the wait period.) If a one-shot trigger occurs while the TOSSTF bit is set to 1, no retriggering occurs.

To use trigger input from the $\overline{\text{INT0}}$ pin, input the trigger after making the following settings:

- Set the PD4_5 bit in the PD4 register to 0 (input port).
- Select the $\overline{\text{INT0}}$ digital filter with bits INT0F1 and INT0F0 in the INTF register.
- Select both edges or one edge with the INT0PL bit in INTEN register. If one edge is selected, further select falling or rising edge with the INOSEG bit in TRBIOC register.
- Set the INT0EN bit in the INTEN register to 0 (enabled).
- After completing the above, set the INOSTG bit in the TRBIOC register to 1 ($\overline{\text{INT}}$ pin one-shot trigger enabled).

Note the following points with regard to generating interrupt requests by trigger input from the $\overline{\text{INT0}}$ pin.

- Processing to handle the interrupts is required. Refer to **12. Interrupts**, for details.
- If one edge is selected, use the POL bit in the INT0IC register to select falling or rising edge. (The INOSEG bit in the TRBIOC register does not affect $\overline{\text{INT0}}$ interrupts).
- If a one-shot trigger occurs while the TOSSTF bit is set to 1, timer RB operation is not affected, but the value of the IR bit in the INT0IC register changes.

16.2.4 Programmable Wait One-Shot Generation Mode

In programmable wait one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the $\overline{\text{INT0}}$ pin) (refer to **Table 16.10 Programmable Wait One-Shot Generation Mode Specifications**). When a trigger is generated from that point, the timer outputs a pulse only once for a given length of time equal to the setting value in the TRBSC register after waiting for a given length of time equal to the setting value in the TRBPR register.

Figure 16.23 shows the TRBIOC Register in Programmable Wait One-Shot Generation Mode. Figure 16.24 shows an Operating Example of Programmable Wait One-Shot Generation Mode.

Table 16.10 Programmable Wait One-Shot Generation Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	• Decrement the timer RB primary setting value. • When a count of the timer RB primary underflows, the timer reloads the contents of timer RB secondary before the count continues. • When a count of the timer RB secondary underflows, the timer reloads the contents of timer RB primary before the count completes and the TOSSTF bit is set to 0 (one-shot stops). • When the count stops, the timer reloads the contents of the reload register before it stops.
Wait time	(n+1)(m+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, m Value set in the TRBPR register(2)
One-shot pulse output time	(n+1)(p+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, p: Value set in the TRBSC register
Count start conditions	• The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated. • Set the TOSST bit in the TRBOCR register to 1 (one-shot starts). • Input trigger to the $\overline{\text{INT0}}$ pin
Count stop conditions	• When reloading completes after timer RB underflows during secondary period. • When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops). • When the TSTART bit in the TRBCR register is set to 0 (starts counting). • When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting).
Interrupt request generation timing	In half a cycle of the count source after timer RB underflows during secondary period (complete at the same time as waveform output from the TRBO pin) [timer RB interrupt].
TRBO pin function	Pulse output
$\overline{\text{INT0}}$ pin functions	• When the INOSTG bit in the TRBIOC register is set to 0 ($\overline{\text{INT0}}$ one-shot trigger disabled): programmable I/O port or $\overline{\text{INT0}}$ interrupt input • When the INOSTG bit in the TRBIOC register is set to 1 ($\overline{\text{INT0}}$ one-shot trigger enabled): external trigger ($\overline{\text{INT0}}$ interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	• When registers TRBPRE, TRBSC, and TRBPR are written while the count stops, values are written to both the reload register and counter. • When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only.(1)
Select functions	• Output level select function The TOPL bit in the TRBIOC register selects the output level of the one-shot pulse waveform. • One-shot trigger select function Refer to **16.2.3.1 One-Shot Trigger Selection**.

NOTES:
1. The set value is reflected at the following one-shot pulse after writing to registers TRBSC and TRBPR.
2. Do not set both the TRBPRE and TRBPR registers to 00h.

Timer RB I/O Control Register



Symbol	Address	After Reset
TRBIOC	010Ah	00h

Bit Symbol	Bit Name	Function	RW
TOPL	Timer RB output level select bit	0 : Outputs one-shot pulse “H”. Outputs “L” when the timer stops or during wait. 1 : Outputs one-shot pulse “L”. Outputs “H” when the timer stops or during wait.	RW
TOCNT	Timer RB output switch bit	Set to 0 in programmable wait one-shot generation mode.	RW
INOSTG	One-shot trigger control bit(1)	0 : $\overline{INT0}$ pin one-shot trigger disabled 1 : $\overline{INT0}$ pin one-shot trigger enabled	RW
INOSEG	One-shot trigger polarity select bit(1)	0 : Falling edge trigger 1 : Rising edge trigger	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. Refer to **16.2.3.1 One-Shot Trigger Selection**.

Figure 16.23 TRBIOC Register in Programmable Wait One-Shot Generation Mode



The above applies under the following conditions.

TRBPRE = 01h, TRBPR = 01h, TRBSC = 04h
INOSTG = 1 (INT0 one-shot trigger enabled)
INOSEG = 1 (edge trigger at rising edge)

Figure 16.24 Operating Example of Programmable Wait One-Shot Generation Mode

16.2.5 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.
  During this time, do not access registers associated with timer RB(1) other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).
  The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.
  During this time, do not access registers associated with timer RB(1) other than the TCSTF bit.

  NOTE:
  1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.

- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

16.2.5.1 Timer mode

The following workaround should be performed in timer mode.
To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

16.2.5.2 Programmable waveform generation mode

The following three workarounds should be performed in programmable waveform generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

(2) To change registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), synchronize the TRBO output cycle using a timer RB interrupt, etc. This operation should be preformed only once in the same output cycle. Also, make sure that writing to the TRBPR register does not occur during period A shown in Figures 16.25 and 16.26.

The following shows the detailed workaround examples.

- Workaround example (a):
  As shown in Figure 16.25, write to registers TRBSC and TRBPR in the timer RB interrupt routine. These write operations must be completed by the beginning of period A.



Figure 16.25 Workaround Example (a) When Timer RB interrupt is Used

• Workaround example (b):
As shown in Figure 16.26 detect the start of the primary period by the TRBO pin output level and write to registers TRBSC and TRBPR. These write operations must be completed by the beginning of period A.
If the port register's bit value is read after the port direction register's bit corresponding to the TRBO pin is set to 0 (input mode), the read value indicates the TRBO pin output value.



Figure 16.26 Workaround Example (b) When TRBO Pin Output Value is Read

(3) To stop the timer counting in the primary period, use the TSTOP bit in the TRBCR register. In this case, registers TRBPRE and TRBPR are initialized and their values are set to the values after reset.

16.2.5.3 Programmable one-shot generation mode

The following two workarounds should be performed in programmable one-shot generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

• When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.

• When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

(2) Do not set both the TRBPRE and TRBPR registers to 00h.

16.2.5.4 Programmable wait one-shot generation mode

The following three workarounds should be performed in programmable wait one-shot generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

(2) Do not set both the TRBPRE and TRBPR registers to 00h.

(3) Set registers TRBSC and TRBPR using the following procedure.

(a) To use "$\overline{\text{INT0}}$ pin one-shot trigger enabled" as the count start condition
Set the TRBSC register and then the TRBPR register. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before trigger input from the $\overline{\text{INT0}}$ pin.

(b) To use "writing 1 to TOSST bit" as the start condition
Set the TRBSC register, the TRBPR register, and then TOSST bit. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before writing to the TOSST bit.

16.3 Timer RC

16.3.1 Overview

Timer RC is a 16-bit timer with four I/O pins.
Timer RC uses either f1 or fOCO40M as its operation clock. Table 16.11 lists the Timer RC Operation Clock.

Table 16.11 Timer RC Operation Clock

Condition	Timer RC Operation Clock
Count source is f1, f2, f4, f8, f32, or TRCCLK input (bits TCK2 to TCK0 in TRCCR1 register are set to a value from 000b to 101b)	f1
Count source is fOCO40M (bits TCK2 to TCK0 in TRCCR1 register are set to 110b)	fOCO40M

Table 16.12 lists the Timer RC I/O Pins, and Figure 16.27 shows a Timer RC Block Diagram.
Timer RC has three modes.

- Timer mode
  - Input capture function — The counter value is captured to a register, using an external signal as the trigger.
  - Output compare function — Matches between the counter and register values are detected. (Pin output state changes when a match is detected.)

The following two modes use the output compare function.

- PWM mode — Pulses of a given width are output continuously.
- PWM2 mode — A one-shot waveform or PWM waveform is output following the trigger after the wait time has elapsed.

Input capture function, output compare function, and PWM mode settings may be specified independently for each pin.
In PWM2 mode waveforms are output based on a combination of the counter or the register.



Figure 16.27 Timer RC Block Diagram

Table 16.12 Timer RC I/O Pins

Pin Name	I/O	Function
TRCIOA(P1_1) TRCIOB(P1_2) TRCIOC(P3_4) TRCIOD(P3_5)	I/O	Function differs according to the mode. Refer to descriptions of individual modes for details
TRCCLK(P3_3)	Input	External clock input
TRCTRG(P1_1)	Input	PWM2 mode external trigger input

16.3.2 Registers Associated with Timer RC

Table 16.13 lists the Registers Associated with Timer RC. Figures 16.28 to 16.38 show details of the registers associated with timer RC.

Table 16.13 Registers Associated with Timer RC

Address	Symbol	Mode				Related Information
		Timer		PWM	PWM2	
		Input Capture Function	Output Compare Function			
00F7h	PINSR3	Valid	Valid	Valid	Valid	Pin Select Register 3 Figure 16.28 PINSR3 Register
0120h	TRCMR	Valid	Valid	Valid	Valid	Timer RC mode register Figure 16.29 TRCMR Register
0121h	TRCCR1	Valid	Valid	Valid	Valid	Timer RC control register 1 Figure 16.30 TRCCR1 Register Figure 16.51 TRCCR1 Register for Output Compare Function Figure 16.54 TRCCR1 Register in PWM Mode Figure 16.58 TRCCR1 Register in PWM2 Mode
0122h	TRCIER	Valid	Valid	Valid	Valid	Timer RC interrupt enable register Figure 16.31 TRCIER Register
0123h	TRCSR	Valid	Valid	Valid	Valid	Timer RC status register Figure 16.32 TRCSR Register
0124h	TRCIOR0	Valid	Valid	–	–	Timer RC I/O control register 0, timer RC I/O control register 1 Figure 16.38 Registers TRCIOR0 and TRCIOR1 Figure 16.45 TRCIOR0 Register for Input Capture Function Figure 16.46 TRCIOR1 Register for Input Capture Function Figure 16.49 TRCIOR0 Register for Output Compare Function Figure 16.50 TRCIOR1 Register for Output Compare Function
0125h	TRCIOR1					
0126h 0127h	TRC	Valid	Valid	Valid	Valid	Timer RC counter Figure 16.33 TRC Register
0128h 0129h	TRCGRA	Valid	Valid	Valid	Valid	Timer RC general registers A, B, C, and D Figure 16.34 Registers TRCGRA, TRCGRB, TRCGRC, and TRCGRD
012Ah 012Bh	TRCGRB					
012Ch 012Dh	TRCGRC					
012Eh 012Fh	TRCGRD					
0130h	TRCCR2	–	–	–	Valid	Timer RC control register 2 Figure 16.35 TRCCR2 Register
0131h	TRCDF	Valid	–	–	Valid	Timer RC digital filter function select register Figure 16.36 TRCDF Register
0132h	TRCOER	–	Valid	Valid	Valid	Timer RC output mask enable register Figure 16.37 TRCOER Register

– : Invalid

Pin Select Register 3

b7 b0

Symbol	Address	After Reset
PINSR3	00F7h	Undefined

Function	RW
Set to “1Fh” when using Timer RC. Do not set values other than “1Fh”. When read, its content is undefined.	WO

Figure 16.28 PINSR3 Register

Timer RC Mode Register(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCMR	0120h	01001000b

Bit Symbol	Bit Name	Function	RW
PWMB	PWM mode of TRCIOB select bit(2)	0 : Timer mode 1 : PWM mode	RW
PWMC	PWM mode of TRCIOC select bit(2)	0 : Timer mode 1 : PWM mode	RW
PWMD	PWM mode of TRCIOD select bit(2)	0 : Timer mode 1 : PWM mode	RW
PWM2	PWM2 mode select bit	0 : PWM 2 mode 1 : Timer mode or PWM mode	RW
BFC	TRCGRC register function select bit(3)	0 : General register 1 : Buffer register of TRCGRA register	RW
BFD	TRCGRD register function select bit	0 : General register 1 : Buffer register of TRCGRB register	RW
— (b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
TSTART	TRC count start bit	0 : Count stops 1 : Count starts	RW

NOTES:
1. For notes on PWM2 mode, refer to **16.3.9.5 TRCMR Register in PWM2 Mode**.
2. These bits are enabled when the PWM2 bit is set to 1 (timer mode or PWM mode).
3. Set the BFC bit to 0 (general register) in PWM2 mode.

Figure 16.29 TRCMR Register

Timer RC Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCCR1	0121h	00h

Bit Symbol	Bit Name	Function	RW
TOA	TRCIOA output level select bit(1)	Function varies according to the operating mode (function).(2)	RW
TOB	TRCIOB output level select bit(1)		RW
TOC	TRCIOC output level select bit(1)		RW
TOD	TRCIOD output level select bit(1)		RW
TCK0	Count source select bits(1)	b6 b5 b4 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CCLR	TRC counter clear select bit(2, 3)	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

NOTES:
1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
2. Bits CCLR, TOA, TOB, TOC and TOD are disabled for the input capture function of the timer mode.
3. The TRC counter performs free-running operation for the input capture function of the timer mode independent of the CCLR bit setting.

Figure 16.30 TRCCR1 Register

Timer RC Interrupt Enable Register



Symbol	Address	After Reset
TRCIER	0122h	01110000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture / compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture / compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture / compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture / compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
— (b6-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
OVIE	Overflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW

Figure 16.31 TRCIER Register

Timer RC Status Register



Symbol	Address	After Reset
TRCSR	0123h	01110000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture / compare match flag A	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] Refer to the table below.	RW
IMFB	Input capture / compare match flag B		RW
IMFC	Input capture / compare match flag C		RW
IMFD	Input capture / compare match flag D		RW
— (b6-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] Refer to the table below.	RW

NOTE:
1. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
   - This bit remains unchanged if 1 is written to it.

Bit Symbol	Timer Mode		PWM Mode	PWM2 Mode
	Input capture Function	Output Compare Function		
IMFA	TRCIOA pin input edge(1)	When the values of the registers TRC and TRCGRA match.		
IMFB	TRCIOB pin input edge(1)	When the values of the registers TRC and TRCGRB match.		
IMFC	TRCIOC pin input edge(1)	When the values of the registers TRC and TRCGRC match.(2)		
IMFD	TRCIOD pin input edge(1)	When the values of the registers TRC and TRCGRD match.(2)		
OVF	When the TRC register overflows.			

NOTES:
1. Edge selected by bits IOj1 to IOj0 (j = A, B, C, or D).
2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).

Figure 16.32 TRCSR Register

Timer RC Counter(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRC	0127h-0126h	0000h

Function	Setting Range	RW
Count a count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRCSR register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRC register in 16-bit units. Do not access it in 8-bit units.

Figure 16.33 TRC Register

Timer RC General Register A, B, C and D(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRCGRA	0129h-0128h	FFFFh
TRCGRB	012Bh-012Ah	FFFFh
TRCGRC	012Dh-012Ch	FFFFh
TRCGRD	012Fh-012Eh	FFFFh

Function	RW
Function varies according to the operating mode.	RW

NOTE:
1. Access registers TRCGRA to TRCGRD in 16-bit units. Do not access them in 8-bit units.

Figure 16.34 Registers TRCGRA, TRCGRB, TRCGRC, and TRCGRD

Timer RC Control Register 2



Symbol	Address	After Reset
TRCCR2	0130h	00011111b

Bit Symbol	Bit Name	Function	RW
— (b4-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
CSEL	TRC count operation select bit(1, 2)	0 : Count continues at compare match with the TRCGRA register 1 : Count stops at compare match with the TRCGRA register	RW
TCEG0	TRCTRG input edge select bits(3)	b7 b6 0 0 : Disable the trigger input from the TRCTRG pin 0 1 : Rising edge selected 1 0 : Falling edge selected 1 1 : Both edges selected	RW
TCEG1			RW

NOTES:
1. For notes on PWM2 mode, refer to **16.3.9.5 TRCMR Register in PWM2 Mode**.
2. In timer mode and PWM mode this bit is disabled (the count operation continues independent of the CSEL bit setting).
3. In timer mode and PWM mode these bits are disabled.

Figure 16.35 TRCCR2 Register

Timer RC Digital Filter Function Select Register



Symbol	Address	After Reset
TRCDF	0131h	00h

Bit Symbol	Bit Name	Function	RW
DFA	TRCIOA pin digital filter function select bit(1)	0 : Function is not used 1 : Function is used	RW
DFB	TRCIOB pin digital filter function select bit(1)		RW
DFC	TRCIOC pin digital filter function select bit(1)		RW
DFD	TRCIOD pin digital filter function select bit(1)		RW
DFTRG	TRCTRG pin digital filter function select bit(2)		RW
— (b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
DFCK0	Clock select bits for digital filter function(1, 2)	b7 b6 0 0 : f32 0 1 : f8 1 0 : f1 1 1 : Count source (clock selected by bits TCK2 to TCK0 in the TRCCR1 register)	RW
DFCK1			RW

NOTES:
1. These bits are enabled for the input capture function.
2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

Figure 16.36 TRCDF Register

Timer RC Output Master Enable Register



Symbol	Address	After Reset
TRCOER	0132h	01111111b

Bit Symbol	Bit Name	Function	RW
EA	TRCIOA output disable bit(1)	0 : Enable output 1 : Disable output (The TRCIOA pin is used as a programmable I/O port.)	RW
EB	TRCIOB output disable bit(1)	0 : Enable output 1 : Disable output (The TRCIOB pin is used as a programmable I/O port.)	RW
EC	TRCIOC output disable bit(1)	0 : Enable output 1 : Disable output (The TRCIOC pin is used as a programmable I/O port.)	RW
ED	TRCIOD output disable bit(1)	0 : Enable output 1 : Disable output (The TRCIOD pin is used as a programmable I/O port.)	RW
— (b6-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{INT0}$ of pulse output forced cutoff signal input enabled bit	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (Bits EA, EB, EC, and ED are set to 1 (disable output) when “L” is applied to the $\overline{INT0}$ pin)	RW

NOTE:
1. These bits are disabled for input pins set to the input capture function.

Figure 16.37 TRCOER Register

Timer RC I/O Control Register 0(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCIOR0	0124h	10001000b

Bit Symbol	Bit Name	Function	RW
IOA0	TRCGRA control bits	Function varies according to the operating mode (function).	RW
IOA1			RW
IOA2	TRCGRA mode select bit(2)	0 : Output compare function 1 : Input capture function	RW
IOA3	TRCGRA input capture input switch bit(4)	0 : fOCO128 signal 1 : TRCIOA pin input	RW
IOB0	TRCGRB control bits	Function varies according to the operating mode (function).	RW
IOB1			RW
IOB2	TRCGRB mode select bit(3)	0 : Output compare function 1 : Input capture function	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. The TRCIOR0 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
4. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

Timer RC I/O Control Register 1(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCIOR1	0125h	10001000b

Bit Symbol	Bit Name	Function	RW
IOC0	TRCGRC control bits	Function varies according to the operating mode (function).	RW
IOC1			RW
IOC2	TRCGRC mode select bit(2)	0 : Output compare function 1 : Input capture function	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
IOD0	TRCGRD control bits	Function varies according to the operating mode (function).	RW
IOD1			RW
IOD2	TRCGRD mode select bit(3)	0 : Output compare function 1 : Input capture function	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. The TRCIOR1 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 16.38 Registers TRCIOR0 and TRCIOR1

16.3.3 Common Items for Multiple Modes

16.3.3.1 Count Source

The method of selecting the count source is common to all modes.
Table 16.14 lists the Count Source Selection, and Figure 16.39 shows a Count Source Block Diagram.

Table 16.14 Count Source Selection

Count Source	Selection Method
f1, f2, f4, f8, f32	Count source selected using bits TCK2 to TCK0 in TRCCR1 register
fOCO40M	FRA00 bit in FRA0 register set to 1 (high-speed on-chip oscillator on) and bits TCK2 to TCK0 in TRCCR1 register are set to 110b (fOCO40M)
External signal input to TRCCLK pin	Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge of external clock) and PD5_0 bit in PD5 register is set to 0 (input mode)



Figure 16.39 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be three cycles or more of the timer RC operation clock (see **Table 16.11 Timer RC Operation Clock**).
To select fOCO40M as the count source, set the FRA00 bit in the FRA0 register set to 1 (high-speed on-chip oscillator on), and then set bits TCK2 to TCK0 in the TRCCR1 register to 110b (fOCO40M).

16.3.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register for the TRCGRA or TRCGRB register.

- Buffer register for TRCGRA register: TRCGRC register
- Buffer register for TRCGRB register: TRCGRD register

Buffer operation differs depending on the mode.

Table 16.15 lists the Buffer Operation in Each Mode, Figure 16.40 shows the Buffer Operation for Input Capture Function, and Figure 16.41 shows the Buffer Operation for Output Compare Function.

Table 16.15 Buffer Operation in Each Mode

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	Contents of TRCGRA (TRCGRB) register are transferred to buffer register
Output compare function PWM mode	Compare match between TRC register and TRCGRA (TRCGRB) register	Contents of buffer register are transferred to TRCGRA (TRCGRB) register
PWM2 mode	• Compare match between TRC register and TRCGRA register • TRCTRG pin trigger input	Contents of buffer register (TRCGRD) are transferred to TRCGRB register



The above applies under the following conditions:
- The BFC bit in the TRCMR register is set to 1 (the TRCGRC register functions as the buffer register for the TRCGRA register).
- Bits IOA2 to IOA0 in the TRCIOR0 register are set to 100b (input capture at the rising edge).

Figure 16.40 Buffer Operation for Input Capture Function



The above applies under the following conditions:
- The BFC bit in the TRCMR register is set to 1 (the TRCGRC register functions as the buffer register for the TRCGRA register).
- Bits IOA2 to IOA0 in the TRCIOR0 register are set to 001b (“L” output at compare match).

Figure 16.41 Buffer Operation for Output Compare Function

Make the following settings in timer mode.

- To use the TRCGRC register as the buffer register for the TRCGRA register:
  Set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- To use the TRCGRD register as the buffer register for the TRCGRB register:
  Set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The output compare function, PWM mode, or PWM2 mode, and the TRCGRC or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 when a compare match with the TRC register occurs.

The input capture function and the TRCGRC register or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 at the input edge of a signal input to the TRCIOC pin or TRCIOD pin.

16.3.3.3 Digital Filter

The input to TRCTRG or TRCIOj (j = A, B, C, or D) is sampled, and the level is considered to be determined when three matches occur. The digital filter function and sampling clock are selected using the TRCDF register. Figure 16.42 shows a Block Diagram of Digital Filter.



Figure 16.42 Block Diagram of Digital Filter

16.3.3.4 Forced Cutoff of Pulse Output

When using the timer mode's output compare function, the PWM mode, or the PWM2 mode, pulse output from the TRCIOj (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIOj pin set to function as a programmable I/O port by means of input to the $\overline{\text{INT0}}$ pin.
A pin used for output by the timer mode's output compare function, the PWM mode, or the PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If "L" is input to the $\overline{\text{INT0}}$ pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input $\overline{\text{INT0}}$ enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as the programmable I/O port). When one or two cycles of the timer RC operation clock after "L" input to the $\overline{\text{INT0}}$ pin (refer to **Table 16.11 Timer RC Operation Clock**) has elapsed, the TRCIOj output pin becomes a programmable I/O port.

Make the following settings to use this function.

- Set the pin state following forced cutoff of pulse output (high impedance (input), "L" output, or "H" output). (Refer to **7. Programmable I/O Ports**.)
- Set the INT0EN bit to 1 ($\overline{\text{INT0}}$ input enabled) and the INT0PL bit to 0 (one edge) in the INTEN register.
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Select the $\overline{\text{INT0}}$ digital filter by means of bits INT0F1 to INT0F0 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input $\overline{\text{INT0}}$ enabled).

The IR bit in the INT0IC register is set to 1 (interrupt request) in accordance with the setting of the POL bit and a change in the $\overline{\text{INT0}}$ pin input (refer to **12.6 Notes on Interrupts**).
For details on interrupts, refer to **12. Interrupts**.



Figure 16.43 Forced Cutoff of Pulse Output

16.3.4 Timer Mode (Input Capture Function)

This function measures the width or period of an external signal. An external signal input to the TRCIOj (j = A, B, C, or D) pin acts as a trigger for transferring the contents of the TRC register (counter) to the TRCGRj register (input capture). The input capture function, or any other mode or function, can be selected for each individual pin.
The TRCGRA register can also select fOCO128 signal as input-capture trigger input.
Table 16.16 lists the Specifications of Input Capture Function, Figure 16.44 shows a Block Diagram of Input Capture Function, Figures 16.45 and 16.46 show the registers associated with the input capture function, Table 16.17 lists the Functions of TRCGRj Register when Using Input Capture Function, and Figure 16.47 shows an Operating Example of Input Capture Function.

Table 16.16 Specifications of Input Capture Function

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to TRCCLK pin
Count operation	Increment
Count period	1/fk × 65,536 fk: Count source frequency
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. The TRC register retains a value before count stops.
Interrupt request generation timing	• Input capture (valid edge of TRCIOj input or fOCO128 signal edge) • The TRC register overflows.
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions	Programmable I/O port or input capture input (selectable individually by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading TRC register.
Write to timer	The TRC register can be written to.
Select functions	• Input capture input pin select One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD • Input capture input valid edge selected Rising edge, falling edge, or both rising and falling edges • Buffer operation (Refer to **16.3.3.2 Buffer Operation**.) • Digital filter (Refer to **16.3.3.3 Digital Filter**.) • Input-capture trigger selected fOCO128 can be selected for input-capture trigger input of the TRCGRA register.

j = A, B, C, or D



NOTES:
1. The BFC bit in the TRCMR register is set to 1 (TRCGRC register functions as the buffer register for the TRCGRA register)
2. The BFD bit in the TRCMR register is set to 1 (TRCGRD register functions as the buffer register for the TRCGRB register)
3. The trigger input of the TRCGRA register can select the TRCIOA pin input or fOCO128 signal.

Figure 16.44 Block Diagram of Input Capture Function

Timer RC I/O Control Register 0



Symbol	Address	After Reset
TRCIOR0	0124h	10001000b

Bit Symbol	Bit Name	Function	RW
IOA0	TRCGRA control bits	b1 b0 0 0 : Input capture to the TRCGRA register at the rising edge 0 1 : Input capture to the TRCGRA register at the falling edge 1 0 : Input capture to the TRCGRA register at both edges 1 1 : Do not set.	RW
IOA1			RW
IOA2	TRCGRA mode select bit(1)	Set to 1 (input capture) in the input capture function.	RW
IOA3	TRCGRA input capture input switch bit(3)	0 : fOCO128 signal 1 : TRCIOA pin input	RW
IOB0	TRCGRB control bits	b5 b4 0 0 : Input capture to the TRCGRB register at the rising edge 0 1 : Input capture to the TRCGRB register at the falling edge 1 0 : Input capture to the TRCGRB register at both edges 1 1 : Do not set.	RW
IOB1			RW
IOB2	TRCGRB mode select bit(2)	Set to 1 (input capture) in the input capture function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

Figure 16.45 TRCIOR0 Register for Input Capture Function

Timer RC I/O Control Register 1



Symbol: TRCIOR1 | Address: 0125h | After Reset: 10001000b

Bit Symbol	Bit Name	Function	RW
IOC0	TRCGRC control bits	b1 b0 0 0 : Input capture to the TRCGRC register at the rising edge 0 1 : Input capture to the TRCGRC register at the falling edge 1 0 : Input capture to the TRCGRC register at both edges 1 1 : Do not set.	RW
IOC1			RW
IOC2	TRCGRC mode select bit(1)	Set to 1 (input capture) in the input capture function.	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
IOD0	TRCGRD control bits	b5 b4 0 0 : Input capture to the TRCGRD register at the rising edge 0 1 : Input capture to the TRCGRD register at the falling edge 1 0 : Input capture to the TRCGRD register at both edges 1 1 : Do not set.	RW
IOD1			RW
IOD2	TRCGRD mode select bit(2)	Set to 1 (input capture) in the input capture function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 16.46 TRCIOR1 Register for Input Capture Function

Table 16.17 Functions of TRCGRj Register when Using Input Capture Function

Register	Setting	Register Function	Input Capture Input Pin
TRCGRA	–	General register. Can be used to read the TRC register value at input capture.	TRCIOA
TRCGRB			TRCIOB
TRCGRC	BFC = 0	General register. Can be used to read the TRC register value at input capture.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer registers. Can be used to hold transferred value from the general register. (Refer to **16.3.3.2 Buffer Operation**.)	TRCIOA
TRCGRD	BFD = 1		TRCIOB

j = A, B, C, or D
BFC, BFD: Bits in TRCMR register



The above applies under the following conditions:

- Bits TCK2 to TCK0 in the TRCCR1 register are set to 101b (the count source is TRCCLK input).
- Bits IOA2 to IOA0 in the TRCIORA register are set to 101b (input capture at the falling edge of the TRCIOA input).
- The BFC bit in the TRCMR register is set to 1 (the TRCGRC register functions as the buffer register for the TRCGRA register).

Figure 16.47 Operating Example of Input Capture Function

16.3.5 Timer Mode (Output Compare Function)

This function detects when the contents of the TRC register (counter) and the TRCGRj register (j = A, B, C, or D) match (compare match). When a match occurs a signal is output from the TRCIOj pin at a given level. The output compare function, or other mode or function, can be selected for each individual pin.
Table 16.18 lists the Specifications of Output Compare Function, Figure 16.48 shows a Block Diagram of Output Compare Function, Figures 16.49 to 16.51 show the registers associated with the output compare function, Table 16.19 lists the Functions of TRCGRj Register when Using Output Compare Function, and Figure 16.52 shows an Operating Example of Output Compare Function.

Table 16.18 Specifications of Output Compare Function

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to TRCCLK pin
Count operation	Increment
Count period	• The CCLR bit in the TRCCR1 register is set to 0 (free running operation): 1/fk × 65,536 fk: Count source frequency • The CCLR bit in the TRCCR1 register is set to 1 (TRC register set to 0000h at TRCGRA compare match): 1/fk × (n + 1) n: TRCGRA register setting value
Waveform output timing	Compare match
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. The output compare output pin retains output level before count stops, the TRC register retains a value before count stops.
Interrupt request generation timing	• Compare match (contents of registers TRC and TRCGRj match) • The TRC register overflows.
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions	Programmable I/O port or output compare output (selectable individually by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Select functions	• Output compare output pin selected One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD • Compare match output level select “L” output, “H” output, or toggle output • Initial output level select Sets output level for period from count start to compare match • Timing for clearing the TRC register to 0000h Overflow or compare match with the TRCGRA register • Buffer operation (Refer to **16.3.3.2 Buffer Operation**.) • Pulse output forced cutoff signal input (Refer to **16.3.3.4 Forced Cutoff of Pulse Output**.) • Can be used as an internal timer by disabling timer RC output

j = A, B, C, or D



Figure 16.48 Block Diagram of Output Compare Function

Timer RC I/O Control Register 0

b7	b6	b5	b4	b3	b2	b1	b0
X	0			1	0		

Symbol	Address	After Reset
TRCIOR0	0124h	10001000b

Bit Symbol	Bit Name	Function	RW
IOA0	TRCGRA control bits	b1 b0 0 0 : Disable pin output by compare match (TRCIOA pin functions as the programmable I/O port) 0 1 : "L" output by compare match in the TRCGRA register 1 0 : "H" output by compare match in the TRCGRA register 1 1 : Toggle output by compare match in the TRCGRA register	RW
IOA1			RW
IOA2	TRCGRA mode select bit(1)	Set to 0 (output compare) in the output compare function.	RW
IOA3	TRCGRA input capture input switch bit	Set to 1.	RW
IOB0	TRCGRB control bits	b5 b4 0 0 : Disable pin output by compare match (TRCIOB pin functions as the programmable I/O port) 0 1 : "L" output by compare match in the TRCGRB register 1 0 : "H" output by compare match in the TRCGRB register 1 1 : Toggle output by compare match in the TRCGRB register	RW
IOB1			RW
IOB2	TRCGRB mode select bit(2)	Set to 0 (output compare) in the output compare function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 16.49 TRCIOR0 Register for Output Compare Function

Timer RC I/O Control Register 1

b7	b6	b5	b4	b3	b2	b1	b0
X	0			X	0		

Symbol	Address	After Reset
TRCIOR1	0125h	10001000b

Bit Symbol	Bit Name	Function	RW
IOC0	TRCGRC control bits	b1 b0 0 0 : Disable pin output by compare match 0 1 : "L" output by compare match in the TRCGRC register 1 0 : "H" output by compare match in the TRCGRC register 1 1 : Toggle output by compare match in the TRCGRC register	RW
IOC1			RW
IOC2	TRCGRC mode select bit(1)	Set to 0 (output compare) in the output compare function.	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
IOD0	TRCGRD control bits	b5 b4 0 0 : Disable pin output by compare match 0 1 : "L" output by compare match in the TRCGRD register 1 0 : "H" output by compare match in the TRCGRD register 1 1 : Toggle output by compare match in the TRCGRD register	RW
IOD1			RW
IOD2	TRCGRD mode select bit(2)	Set to 0 (output compare) in the output compare function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 16.50 TRCIOR1 Register for Output Compare Function

Timer RC Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCCR1	0121h	00h

Bit Symbol	Bit Name	Function	RW
TOA	TRCIOA output level select bit(1, 2)	0 : Initial output "L" 1 : Initial output "H"	RW
TOB	TRCIOB output level select bit(1, 2)		RW
TOC	TRCIOC output level select bit(1, 2)		RW
TOD	TRCIOD output level select bit(1, 2)		RW
TCK0	Count source select bits(1)	b6 b5 b4 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CCLR	TRC counter clear select bit	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

NOTES:
1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
2. If the pin function is set for waveform output (refer to **Tables 7.10** to **7.13** and **Tables 7.29** to **7.32**), the initial output level is output when the TRCCR1 register is set.

Figure 16.51 TRCCR1 Register for Output Compare Function

Table 16.19 Functions of TRCGRj Register when Using Output Compare Function

Register	Setting	Register Function	Output Compare Output Pin
TRCGRA	–	General register. Write a compare value to one of these registers.	TRCIOA
TRCGRB			TRCIOB
TRCGRC	BFC = 0	General register. Write a compare value to one of these registers.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Write the next compare value to one of these registers. (Refer to **16.3.3.2 Buffer Operation**.)	TRCIOA
TRCGRD	BFD = 1		TRCIOB

j = A, B, C, or D
BFC, BFD: Bits in TRCMR register



The above applies under the following conditions:

- Bits BFC and BFD in the TRCMR register are set to 0 (TRCGRC and TRCGRD do not operate as buffers).
- Bits EA, EB, and EC in the TRCOER register are set to 0 (output from TRCIOA, TRCIOB, and TRCIOC enabled).
- The CCLR bit in the TRCCR1 register is set to 1 (set the TRC register to 0000h by TRCGRA compare match).
- In the TRCCR1 register, bits TOA and TOB are set to 0 ("L" initial output until compare match) and the TOC bit is set to 1 ("H" initial output until compare match).
- Bits IOA2 to IOA0 in the TRCIOR0 register are set to 011b (TRCIOA output inverted at TRCGRA compare match).
- Bits IOB2 to IOB0 in the TRCIOR0 register are set to 010b ("H" TRCIOB output at TRCGRB compare match).
- Bits IOC2 to IOC2 in the TRCIOR1 register are set to 001b ("L" TRCIOC output at TRCGRC compare match).

Figure 16.52 Operating Example of Output Compare Function

16.3.6 PWM Mode

This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. The PWM mode, or the timer mode, can be selected for each individual pin. (However, since the TRCGRA register is used when using any pin for the PWM mode, the TRCGRA register cannot be used for the timer mode.)

Table 16.20 lists the Specifications of PWM Mode, Figure 16.53 shows a Block Diagram of PWM Mode, Figure 16.54 shows the registers associated with the PWM mode, Table 16.21 lists the Functions of TRCGRj Register in PWM Mode, and Figures 16.55 and 16.56 show Operating Examples of PWM Mode.

Table 16.20 Specifications of PWM Mode

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to TRCCLK pin
Count operation	Increment
PWM waveform	PWM period: 1/fk × (m + 1) Active level width: 1/fk × (m - n) Inactive width: 1/fk × (n + 1) fk: Count source frequency m: TRCGRA register setting value n: TRCGRj register setting value 
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. PWM output pin retains output level before count stops, TRC register retains value before count stops.
Interrupt request generation timing	• Compare match (contents of registers TRC and TRCGRh match) • The TRC register overflows.
TRCIOA pin function	Programmable I/O port
TRCIOB, TRCIOC, and TRCIOD pin functions	Programmable I/O port or PWM output (selectable individually by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Select functions	• One to three pins selectable as PWM output pins per channel One or more of pins TRCIOB, TRCIOC, and TRCIOD • Active level selectable by individual pin • Buffer operation (Refer to **16.3.3.2 Buffer Operation**.) • Pulse output forced cutoff signal input (Refer to **16.3.3.4 Forced Cutoff of Pulse Output**.)

j = B, C, or D
h = A, B, C, or D



NOTES:
1. The BFC bit in the TRCMR register is set to 1 (TRCGRC register functions as the buffer register for the TRCGRA register)
2. The BFD bit in the TRCMR register is set to 1 (TRCGRD register functions as the buffer register for the TRCGRB register)

Figure 16.53 Block Diagram of PWM Mode

Timer RC Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCCR1	0121h	00h

Bit Symbol	Bit Name	Function	RW
TOA	TRCIOA output level select bit(1)	Disabled in PWM mode	RW
TOB	TRCIOB output level select bit(1, 2)	0 : Active level "H" (Initial output "L" "H" output by compare match in the TRCGRj register "L" output by compare match in the TRCGRA register 1 : Active level "L" (Initial output "H" "L" output by compare match in the TRCGRj register "H" output by compare match in the TRCGRA register	RW
TOC	TRCIOC output level select bit(1, 2)		RW
TOD	TRCIOD output level select bit(1, 2)		RW
TCK0	Count source select bits(1)	b6 b5 b4 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CCLR	TRC counter clear select bit	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

j = B, C or D

NOTES:
1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
2. If the pin function is set for waveform output (refer to **Tables 7.12** to **7.13** and **Tables 7.29** to **7.32**), the initial output level is output when the TRCCR1 register is set.

Figure 16.54 TRCCR1 Register in PWM Mode

Table 16.21 Functions of TRCGRj Register in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRCGRA	–	General register. Set the PWM period.	–
TRCGRB	–	General register. Set the PWM output change point.	TRCIOB
TRCGRC	BFC = 0	General register. Set the PWM output change point.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Set the next PWM period. (Refer to **16.3.3.2 Buffer Operation**.)	–
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to **16.3.3.2 Buffer Operation**.)	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

NOTE:
1. The output level does not change even when a compare match occurs if the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.



The above applies under the following conditions:
- Bits BFC and BFD in the TRCMR register are set to 0 (registers TRCGRC and TRCGRD do not operate as buffers).
- Bits EB, EC, and ED in the TRCOER register are set to 0 (output from TRCIOB, TRCIOC, and TRCIOD enabled).
- In the TRCCR1 register, bits TOB and TOC are set to 0 (active level is "H") and the TOD bit is set to 1 (active level is "L").

Figure 16.55 Operating Example of PWM Mode



Figure 16.56 Operating Example of PWM Mode (Duty 0% and Duty 100%)

16.3.7 PWM2 Mode

This mode outputs a single PWM waveform. After a given wait duration has elapsed following the trigger, the pin output switches to active level. Then, after a given duration, the output switches back to inactive level. Furthermore, the counter stops at the same time the output returns to inactive level, making it possible to use PWM2 mode to output a programmable wait one-shot waveform.

Since timer RC uses multiple general registers in PWM2 mode, other modes cannot be used in conjunction with it.

Figure 16.57 shows a Block Diagram of PWM2 Mode, Table 16.22 lists the Specifications of PWM2 Mode, Figure 16.58 shows the register associated with PWM2 mode, Table 16.23 lists the Functions of TRCGRj Register in PWM2 Mode, and Figures 16.59 to 16.61 show Operating Examples of PWM2 Mode.



NOTE:
1. The BFD bit in the TRCMR register is set to 1 (the TRCGRD register functions as the buffer register for the TRCGRB register).

Figure 16.57 Block Diagram of PWM2 Mode

Table 16.22 Specifications of PWM2 Mode

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to TRCCLK pin
Count operation	Increment TRC register
PWM waveform	PWM period: 1/fk × (m + 1) (no TRCTRG input) Active level width: 1/fk × (n - p) Wait time from count start or trigger: 1/fk × (p + 1) fk: Count source frequency m: TRCGRA register setting value n: TRCGRB register setting value p: TRCGRC register setting value  (TRCTRG: Rising edge, active level is “H”)
Count start conditions	• Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues). 1 (count starts) is written to the TSTART bit in the TRCMR register. • Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL bit in the TRCCR2 register is set to 0 or 1. The TRCIOB pin outputs the initial level in accordance with the value of the TOB bit in the TRCCR1 register. The TRC register retains the value before count stops. • The count stops due to a compare match with TRCGRA while the CSEL bit in the TRCCR2 register is set to 1 The TRCIOB pin outputs the initial level. The TRC register retains the value before count stops if the CCLR bit in the TRCCR1 register is set to 0. The TRC register is set to 0000h if the CCLR bit in the TRCCR1 register is set to 1.
Interrupt request generation timing	• Compare match (contents of TRC and TRCGRj registers match) • The TRC register overflows
TRCIOA/TRCTRG pin function	Programmable I/O port or TRCTRG input
TRCIOB pin function	PWM output
TRCIOC and TRCIOD pin functions	Programmable I/O port
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Select functions	• External trigger and valid edge selected The edge or edges of the signal input to the TRCTRG pin can be used as the PWM output trigger: rising edge, falling edge, or both rising and falling edges • Buffer operation (Refer to **16.3.3.2 Buffer Operation**.) • Pulse output forced cutoff signal input (Refer to **16.3.3.4 Forced Cutoff of Pulse Output**.) • Digital filter (Refer to **16.3.3.3 Digital Filter**.)

j = A, B, or C

Timer RC Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRCCR1	0121h	00h

Bit Symbol	Bit Name	Function	RW
TOA	TRCIOA output level select bit(1)	Disabled in the PWM2 mode	RW
TOB	TRCIOB output level select bit(1, 2)	0 : Active level "H" (Initial output "L" "H" output by compare match in the TRCGRC register "L" output by compare match in the TRCGRB register 1 : Active level "L" (Initial output "H" "L" output by compare match in the TRCGRC register "H" output by compare match in the TRCGRB register	RW
TOC	TRCIOC output level select bit(1)	Disabled in the PWM2 mode	RW
TOD	TRCIOD output level select bit(1)		RW
TCK0	Count source select bits(1)	b6 b5 b4 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CCLR	TRC counter clear select bit	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

NOTES:
1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
2. If the pin function is set for waveform output (refer to **Tables 7.12** and **7.13**), the initial output level is output when the TRCCR1 register is set.

Figure 16.58 TRCCR1 Register in PWM2 Mode

Table 16.23 Functions of TRCGRj Register in PWM2 Mode

Register	Setting	Register Function	PWM2 Output Pin
TRCGRA	–	General register. Set the PWM period.	TRCIOB pin
TRCGRB	–	General register. Set the PWM output change point.	
TRCGRC	BFC = 0	General register. Set the PWM output change point (wait time after trigger).	
TRCGRD	BFD = 0	(Not used in PWM2 mode)	–
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to **16.3.3.2 Buffer Operation**.)	TRCIOB pin

j = A, B, C, or D
BFC, BFD: Bits in TRCMR register
NOTE:
1. Do not set the TRCGRB and TRCGRC registers to the same value.



The above applies under the following conditions:
- The TOB bit in the TRCCR1 register is set to 0 (initial level is "L", "H" output at compare match with the TRCGRC register, "L" output at compare match with the TRCGRB register).
- Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger input disabled).

Figure 16.59 Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)



The above applies under the following conditions:
- The TOB bit in the TRCCR1 register is set to 0 (initial level is "L", "H" output at compare match with the TRCGRC register, "L" output at compare match with the TRCGRB register).
- Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 11b (trigger at both rising and falling edges of TRCTRG input).

Figure 16.60 Operating Example of PWM2 Mode (TRCTRG Trigger Input Enabled)



Figure 16.61 Operating Example of PWM2 Mode (Duty 0% and Duty 100%)

16.3.8 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses the single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.
Table 16.24 lists the Registers Associated with Timer RC Interrupt, and Figure 16.62 is a Timer RC Interrupt Block Diagram.

Table 16.24 Registers Associated with Timer RC Interrupt

Timer RC Status Register	Timer RC Interrupt Enable Register	Timer RC Interrupt Control Register
TRCSR	TRCIER	TRCIC



Figure 16.62 Timer RC Interrupt Block Diagram

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt request) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If after the IR bit is set to 1 another interrupt source is triggered, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to **Figure 16.32 TRCSR Register**, for the procedure for setting these bits to 0.

Refer to **Figure 16.31 TRCIER Register**, for details of the TRCIER register.
Refer to **12.1.6 Interrupt Control**, for details of the TRCIC register and **12.1.5.2 Relocatable Vector Tables**, for information on interrupt vectors.

16.3.9 Notes on Timer RC

16.3.9.1 TRC Register

- The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).
  When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.
  If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

- Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

```
Program Example     MOV.W   #XXXXh, TRC    ;Write
                    JMP.B   L1             ;JMP.B instruction
                L1: MOV.W   TRC,DATA       ;Read
```

16.3.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

```
Program Example     MOV.B   #XXh, TRCSR    ;Write
                    JMP.B   L1             ;JMP.B instruction
                L1: MOV.B   TRCSR,DATA     ;Read
```

16.3.9.3 Count Source Switching

- Stop the count before switching the count source.

Switching procedure

(1) Set the TSTART bit in the TRCMR register to 0 (count stops).
(2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.

- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

(1) Set the TSTART bit in the TRCMR register to 0 (count stops).
(2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
(3) Wait for a minimum of two cycles of f1.
(4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

16.3.9.4 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to **Table 16.11 Timer RC Operation Clock**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

16.3.9.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

16.4 Timer RD

Timer RD has 2 16-bit timers (channels 0 and 1). Each channel has 4 I/O pins.
The operation clock of timer RD is f1 or fOCO40M. Table 16.25 lists the Timer RD Operation Clocks.

Table 16.25 Timer RD Operation Clocks

Condition	Operation Clock of Timer RD
The count source is f1, f2, f4, f8, f32, or TRDCLK input (bits TCK2 to TCK0 in registers TRDCR0 and TRDCR1 are set to a value from 000b to 101b).	f1
The count source is fOCO40M (bits TCK2 to TCK0 in registers TRDCR0 and TRDCR1 are set to 110b).	fOCO40M

Figure 16.63 shows a Block Diagram of Timer RD. Timer RD has 5 modes:

- Timer mode
  - Input capture function — Transfer the counter value to a register with an external signal as the trigger
  - Output compare function — Detect register value matches with a counter (Pin output can be changed at detection)

The following 4 modes use the output compare function.

- PWM mode — Output pulse of any width continuously
- Reset synchronous PWM mode — Output three-phase waveforms (6) without sawtooth wave modulation and dead time
- Complementary PWM mode — Output three-phase waveforms (6) with triangular wave modulation and dead time
- PWM3 mode — Output PWM waveforms (2) with a fixed period

In the input capture function, output compare function, and PWM mode, channels 0 and 1 have the equivalent functions, and functions or modes can be selected individually for each pin. Also, a combination of these functions and modes can be used in 1 channel.
In reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, a waveform is output with a combination of counters and registers in channels 0 and 1.

Tables 16.26 to 16.34 list the Pin Functions of timer RD.

Table 16.26 Pin Functions TRDIOA0/TRDCLK(P2_0)

Register	TRDOER1	TRDFCR			TRDIORA0		Function
Bit	EA0	PWM3	STCLK	CMD1, CMD0	IOA3	IOA2_IOA0	
Setting value	0	0	0	00b	X	XXXb	PWM3 mode waveform output
	0	1	0	00b	1	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	0	00b	X	1XXb	Timer mode trigger input (input capture function)(1)
		1	1	XXb	X	000b	External clock input (TRDCLK)(1)
	Other than above						I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2_0 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function) and external clock input (TRDCLK).

Table 16.27 Pin Functions TRDIOB0(P2_1)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORA0	Function
Bit	EB0	PWM3	CMD1, CMD0	PWMB0	IOB2_IOB0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	0	00b	X	XXXb	PWM3 mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2_1 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.28 Pin Functions TRDIOC0(P2_2)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC0	Function
Bit	EC0	PWM3	CMD1, CMD0	PWMC0	IOC2_IOC0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome

NOTE:

1. Set the PD2_2 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.29 Pin Functions TRDIOD0(P2_3)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC0	Function
Bit	ED0	PWM3	CMD1, CMD0	PWMD0	IOD2_IOD0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome
NOTE:
1. Set the PD2_3 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.30 Pin Functions TRDIOA1(P2_4)

Register	TRDOER1	TRDFCR		TRDIORA1	Function
Bit	EA1	PWM3	CMD1, CMD0	IOA2_IOA0	
Setting value	0	X	1Xb	XXXb	Complementary PWM mode waveform output
	0	X	01b	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above				I/O port

X: can be 0 or 1, no change in outcome
NOTE:
1. Set the PD2_4 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.31 Pin Functions TRDIOB1(P2_5)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORA1	Function
Bit	EB1	PWM3	CMD1, CMD0	PWMB1	IOB2_IOB0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome
NOTE:
1. Set the PD2_5 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.32 Pin Functions TRDIOC1(P2_6)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC1	Function
Bit	EC1	PWM3	CMD1, CMD0	PWMC1	IOC2_IOC0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome
NOTE:
1. Set the PD2_6 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.33 Pin Functions TRDIOD1(P2_7)

Register	TRDOER1	TRDFCR		TRDPMR	TRDIORC1	Function
Bit	ED1	PWM3	CMD1, CMD0	PWMD1	IOD2_IOD0	
Setting value	0	X	1Xb	X	XXXb	Complementary PWM mode waveform output
	0	X	01b	X	XXXb	Reset synchronous PWM mode waveform output
	0	1	00b	1	XXXb	PWM mode waveform output
	0	1	00b	0	001b, 01Xb	Timer mode waveform output (output compare function)
	X	1	00b	0	1XXb	Timer mode trigger input (input capture function)(1)
	Other than above					I/O port

X: can be 0 or 1, no change in outcome
NOTE:
1. Set the PD2_7 bit in the PD2 register to 0 (input mode) at timer mode trigger input (input capture function).

Table 16.34 Pin Functions $\overline{\text{INT0}}$(P4_5)

Register	TRDOER2	INTEN		PD4	Function
Bit	PTO	INT0PL	INT0EN	PD4_5	
Setting value	1	0	1	0	Pulse output forced cutoff signal input
	Other than above				I/O port or $\overline{\text{INT0}}$ interrupt input



Figure 16.63 Block Diagram of Timer RD

16.4.1 Count Sources

The count source selection method is the same in all modes. However, in PWM3 mode, the external clock cannot be selected.

Table 16.35 Count Source Selection

Count Source	Selection
f1, f2, f4, f8, f32	The count source is selected by bits TCK2 to TCK0 in the TRDCRi register.
fOCO40M(1)	The FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator frequency). Bits TCK2 to TCK0 in the TRDCRi register is set to 110b (fOCO40M).
External signal input to TRDCLK pin	The STCLK bit in the TRDFCR register is set to 1 (external clock input enabled). Bits TCK2 to TCK0 in the TRDCRi register are set to 101b (count source: external clock). The valid edge is selected by bits CKEG1 to CKEG0 in the TRDCRi register. The PD2_0 bit in the PD2 register is set to 0 (input mode).

i = 0 or 1

NOTE:

1. The count source fOCO40M can be used with VCC = 3.0 to 5.5 V.



Figure 16.64 Block Diagram of Count Source

Set the pulse width of the external clock which inputs to the TRDCLK pin to 3 cycles or above of the operation clock of timer RD (refer to **Table 16.25 Timer RD Operation Clocks**).

When selecting fOCO40M for the count source, set the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on) before setting bits TCK2 to TCK0 in the TRDCRi register (i = 0 or 1) to 110b (fOCO40M).

16.4.2 Buffer Operation

The TRDGRCi (i = 0 or 1) register can be used as the buffer register of the TRDGRAi register, and the TRDGRDi register can be used as the buffer register of the TRDGRBi register by means of bits BFCi and BFDi in the TRDMR register.

- TRDGRAi buffer register: TRDGRCi register
- TRDGRBi buffer register: TRDGRDi register

Buffer operation depends on the mode. Table 16.36 lists the Buffer Operation in Each Mode.

Table 16.36 Buffer Operation in Each Mode

Function and Mode	Transfer Timing	Transfer Register
Input capture function	Input capture signal input	Transfer content in TRDGRAi (TRDGRBi) register to buffer register
Output compare function	Compare match with TRDi register and TRDGRAi (TRDGRBi) register	Transfer content in buffer register to TRDGRAi (TRDGRBi) register
PWM mode		
Reset synchronous PWM mode	Compare match withTRD0 register and TRDGRA0 register	Transfer content in buffer register to TRDGRAi (TRDGRBi) register
Complementary PWM mode	• Compare match with TRD0 register and TRDGRA0 register • TRD1 register underflow	Transfer content in buffer register to registers TRDGRB0, TRDGRA1, and TRDGRB1
PWM3 mode	Compare match with TRD0 register and TRDGRA0 register	Transfer content in buffer register to registers TRDGRA0, TRDGRB0, TRDGRA1, and TRDGRB1

i = 0 or 1



i = 0 or 1

The above applies under the following conditions:
- The BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the buffer register of the TRDGRAi register).
- Bits IOA2 to IOA0 in the TRDIORAi register are set to 100b (input capture at the falling edge).

Figure 16.65 Buffer Operation in Input Capture Function



Figure 16.66 Buffer Operation in Output Compare Function

Perform the following for the timer mode (input capture and output compare functions).
When using the TRDGRCi (i = 0 or 1) register as the buffer register of the TRDGRAi register

- Set the IOC3 bit in the TRDIORCi register to 1 (general register or buffer register).
- Set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.

When using the TRDGRDi register as the buffer register of the TRDGRBi register

- Set the IOD3 bit in the TRDIORDi register to 1 (general register or buffer register).
- Set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

Bits IMFC and IMFD in the TRDSRi register are set to 1 at the input edge of the TRDIOCi pin when also using registers TRDGRCi and TRDGRDi as the buffer register in the input capture function.

When also using registers TRDGRCi and TRDGRDi as buffer registers for the output compare function, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, bits IMFC and IMFD in the TRDSRi register are set to 1 by a compare match with the TRDi register.

16.4.3 Synchronous Operation

The TRD1 register is synchronized with the TRD0 register.

- Synchronous preset
  When the SYNC bit in the TRDMR register is set to 1 (synchronous operation), the data is written to both the TRD0 and TRD1 registers after writing to the TRDi register.
- Synchronous clear
  When the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD0 register is set to 0000h at the same time as the TRD1 register is set to 0000h.
  Also, when the SYNC bit in the TRDMR register is set to 1 and bits CCLR2 to CCLR0 in the TRDCRi register are set to 011b (synchronous clear), the TRD1 register is set to 0000h at the same time as the TRD0 register is set to 0000h.



The above applies under the following conditions:

- The SYNC bit in the TRDMR register is set to 1 (synchronous operation).
- Bits CCLR2 to CCLR0 in the TRDCR0 register are set to 001b (set the TRD0 register to 0000h in input capture).
  Bits CCLR2 to CCLR0 in the TRDCR1 register are set to 011b (set the TRD1 register to 0000h synchronizing with the TRD0 register).
- Bits IOA2 to IOA0 in the TRDIORA0 register are set to 100b.
- Bits CMD1 to CMD0 in the TRDFCR register are set to 00b.
  The PWM 3 bit in the TRDFCR register is set to 1.

} (Input capture at the rising edge of the TRDIOA0 input)

Figure 16.67 Synchronous Operation

16.4.4 Pulse Output Forced Cutoff

In the output compare function, PWM mode, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, the TRDIOji (i = 0 or 1, j = either A, B, C, or D) output pin can be forcibly set to a programmable I/O port by the $\overline{\text{INT0}}$ pin input, and pulse output can be cut off.
The pins used for output in these functions or modes can function as the output pin of timer RD when the applicable bit in the TRDOER1 register is set to 0 (enable timer RD output). When the PTO bit in the TRDOER2 register to 1 ($\overline{\text{INT0}}$ of pulse output forced cutoff signal input enabled), all bits in the TRDOER1 register are set to 1 (disable timer RD output, the TRDIOji output pin is used as the programmable I/O port) after "L" is applied to the $\overline{\text{INT0}}$ pin. The TRDIOji output pin is set to the programmable I/O port after "L" is applied to the $\overline{\text{INT0}}$ pin and waiting for 1 to 2 cycles of the timer RD operation clock (refer to **Table 16.25 Timer RD Operation Clocks**).

Set as below when using this function:

- Set the pin status (high impedance, "L" or "H" output) to pulse output forced cutoff by registers P2 and PD2.
- Set the INT0EN bit in the INTEN register to 1 (enable $\overline{\text{INT0}}$ input) and the INT0PL bit to 0 (one edge).
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Set the $\overline{\text{INT0}}$ digital filter by bits INT0F1 to INT0F0 in the INTF register.
- Set the PTO bit in the TRDOER2 register to 1 (enable pulse output forced cutoff signal input $\overline{\text{INT0}}$).

According to the selection of the POL bit in the INT0IC register and change of the $\overline{\text{INT0}}$ pin input, the IR bit in the INT0IC register is set to 1 (interrupt request). Refer to **12. Interrupts** for details of interrupts.



Figure 16.68 Pulse Output Forced Cutoff

16.4.5 Input Capture Function

The input capture function measures the external signal width and period. The content of the TRDi register (counter) is transferred to the TRDGRji register as a trigger of the TRDIOji (i = 0 or 1, j = either A, B, C, or D) pin external signal (input capture). Since this function is enabled with a combination of the TRDIOji pin and TRDGRji register, the input capture function, or any other mode or function, can be selected for each individual pin.

The TRDGRA0 register can also select fOCO128 signal as input-capture trigger input.

Figure 16.69 shows a Block Diagram of Input Capture Function, Table 16.37 lists the Input Capture Function Specifications. Figures 16.70 to 16.80 show the Registers Associated with Input Capture Function, and Figure 16.81 shows an Operating Example of Input Capture Function.



i = 0 or 1

NOTE 1: When the BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the buffer register of the TRDGRAi register).
NOTE 2: When the BFDi bit in the TRDMR register is set to 1 (the TRDGRDi register is used as the buffer register of the TRDGRBi register).

Figure 16.69 Block Diagram of Input Capture Function

Table 16.37 Input Capture Function Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M External signal input to the TRDCLK pin (valid edge selected by a program)
Count operations	Increment
Count period	When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000b (free-running operation). 1/fk × 65536 fk: Frequency of count source
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop condition	0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1.
Interrupt request generation timing	• Input capture (valid edge of TRDIOji input or fOCO128 signal edge) • TRDi register overflows
TRDIOA0 pin function	Programmable I/O port, input-capture input, or TRDCLK (external clock) input
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pin functions	Programmable I/O port, or input-capture input (selectable by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	• When the SYNC bit in the TRDMR register is set to 0 (channels 0 and 1 operate independently). Data can be written to the TRDi register. • When the SYNC bit in the TRDMR register is set to 1 (channels 0 and 1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.
Select functions	• Input-capture input pin selected Either 1 pin or multiple pins among TRDIOAi, TRDIOBi, TRDIOCi, or TRDIODi. • Input-capture input valid edge selected The rising edge, falling edge, or both the rising and falling edges • The timing when the TRDi register is set to 0000h At overflow or input capture • Buffer operation (Refer to **16.4.2 Buffer Operation.**) • Synchronous operation (Refer to **16.4.3 Synchronous Operation.**) • Digital filter The TRDIOji input is sampled, and when the sampled input level match as 3 times, the level is determined. • Input-capture trigger selected fOCO128 can be selected for input-capture trigger input of the TRDGRA0 register.

i = 0 or 1, j = either A, B, C, or D

Timer RD Start Register(1)



Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag	0 : Count stops 1 : Count starts	RW
TSTART1	TRD1 count start flag	0 : Count stops 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	Set to 1 in the input capture function.	RW
CSEL1	TRD1 count operation select bit	Set to 1 in the input capture function.	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTE:
1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD.**

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	0 : Registers TRD0 and TRD1 operate independently 1 : Registers TRD0 and TRD1 operate synchronously	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit	0 : General register 1 : Buffer register of TRDGRA0 register	RW
BFD0	TRDGRD0 register function select bit	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit	0 : General register 1 : Buffer register of TRDGRB1 register	RW

Figure 16.70 Registers TRDSTR and TRDMR in Input Capture Function

Timer RD PWM Mode Register

b7	b6	b5	b4	b3	b2	b1	b0
X	0	0	0	X	0	0	0

Symbol	Address	After Reset
TRDPMR	0139h	10001000b

Bit Symbol	Bit Name	Function	RW
PWMB0	PWM mode of TRDIOB0 select bit	Set to 0 (timer mode) in the input capture function.	RW
PWMC0	PWM mode of TRDIOC0 select bit	Set to 0 (timer mode) in the input capture function.	RW
PWMD0	PWM mode of TRDIOD0 select bit	Set to 0 (timer mode) in the input capture function.	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PWMB1	PWM mode of TRDIOB1 select bit	Set to 0 (timer mode) in the input capture function.	RW
PWMC1	PWM mode of TRDIOC1 select bit	Set to 0 (timer mode) in the input capture function.	RW
PWMD1	PWM mode of TRDIOD1 select bit	Set to 0 (timer mode) in the input capture function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.71 TRDPMR Register in Input Capture Function

Timer RD Function Control Register

b7	b6	b5	b4	b3	b2	b1	b0
1						0	0

Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1)	Set to 00b (timer mode, PWM mode, or PWM3 mode) in the input capture function.	RW
CMD1			RW
OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in the input capture function.	RW
OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in the input capture function.	RW
ADTRG	A/D trigger enable bit (in complementary PWM mode)	This bit is disabled in the input capture function.	RW
ADEG	A/D trigger edge select bit (in complementary PWM mode)	This bit is disabled in the input capture function.	RW
STCLK	External clock input select bit	0 : External clock input disabled 1 : External clock input enabled	RW
PWM3	PWM3 mode select bit(2)	Set this bit to 1 (other than PWM3 mode) in the input capture function.	RW

NOTES:
1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.72 TRDFCR Register in Input Capture Function

Timer RD Digital Filter Function Select Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDDF0	013Eh	00h
TRDDF1	013Fh	00h

Bit Symbol	Bit Name	Function	RW
DFA	TRDIOA pin digital filter function select bit	0 : Function is not used 1 : Function is used	RW
DFB	TRDIOB pin digital filter function select bit	0 : Function is not used 1 : Function is used	RW
DFC	TRDIOC pin digital filter function select bit	0 : Function is not used 1 : Function is used	RW
DFD	TRDIOD pin digital filter function select bit	0 : Function is not used 1 : Function is used	RW
— (b5-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
DFCK0	Clock select bits for digital filter function	b7 b6 0 0 : f32 0 1 : f8 1 0 : f1 1 1 : Count source (clock selected by bits TCK2 to TCK0 in the TRDCRi register)	RW
DFCK1			RW

Figure 16.73 Registers TRDDF0 to TRDDF1 in Input Capture Function

Timer RD Control Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDCR0	0140h	00h
TRDCR1	0150h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits	b2 b1 b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRDCLK input(1) 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(2)	b4 b3 0 0 : Count at the rising edge 0 1 : Count at the falling edge 1 0 : Count at both edges 1 1 : Do not set.	RW
CKEG1			RW
CCLR0	TRDi counter clear select bits	b7 b6 b5 0 0 0 : Disable clear (free-running operation) 0 0 1 : Clear by input capture in the TRDGRAi register 0 1 0 : Clear by input capture in the TRDGRBi register 0 1 1 : Synchronous clear (clear simultaneously with other channel counter)(3) 1 0 0 : Do not set. 1 0 1 : Clear by input capture in the TRDGRCi register 1 1 0 : Clear by input capture in the TRDGRDi register 1 1 1 : Do not set.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
3. This setting is enabled when the SYNC bit in the TRDMR register is set to 1 (registers TRD0 and TRD1 operate synchronously).

Figure 16.74 Registers TRDCR0 to TRDCR1 in Input Capture Function

Timer RD I/O Control Register Ai (i = 0 or 1)



Symbol	Address	After Reset
TRDIORA0	0141h	10001000b
TRDIORA1	0151h	10001000b

Bit Symbol	Bit Name	Function	RW
IOA0	TRDGRA control bits	b1 b0 0 0 : Input capture to the TRDGRAi register at the rising edge 0 1 : Input capture to the TRDGRAi register at the falling edge 1 0 : Input capture to the TRDGRAi register at both edges 1 1 : Do not set.	RW
IOA1			RW
IOA2	TRDGRA mode select bit(1)	Set to 1 (input capture) in the input capture function.	RW
IOA3	Input capture input switch bit(3, 4)	0 : fOCO128 Signal 1 : TRDIOA0 pin input	RW
IOB0	TRDGRB control bits	b5 b4 0 0 : Input capture to the TRDGRBi register at the rising edge 0 1 : Input capture to the TRDGRBi register at the falling edge 1 0 : Input capture to the TRDGRBi register at both edges 1 1 : Do not set.	RW
IOB1			RW
IOB2	TRDGRB mode select bit(2)	Set to 1 (input capture) in the input capture function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. To select 1 (the TRDGRCi register is used as a buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
2. To select 1 (the TRDGRDi register is used as a buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.
3. The IOA3 bit is enabled in the TRDIORA0 register only. Set to the IOA3 bit in TRDIORA1 to 1.
4. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

Figure 16.75 Registers TRDIORA0 to TRDIORA1 in Input Capture Function

Timer RD I/O Control Register Ci (i = 0 or 1)



Symbol	Address	After Reset
TRDIORC0	0142h	10001000b
TRDIORC1	0152h	10001000b

Bit Symbol	Bit Name	Function	RW
IOC0	TRDGRC control bits	b1 b0 0 0 : Input capture to the TRDGRCi register at the rising edge 0 1 : Input capture to the TRDGRCi register at the falling edge 1 0 : Input capture to the TRDGRCi register at both edges 1 1 : Do not set.	RW
IOC1			RW
IOC2	TRDGRC mode select bit(1)	Set to 1 (input capture) in the input capture function.	RW
IOC3	TRDGRC register function select bit	Set to 1 (general register or buffer register) in the input capture function.	RW
IOD0	TRDGRD control bits	b5 b4 0 0 : Input capture to the TRDGRDi register at the rising edge 0 1 : Input capture to the TRDGRDi register at the falling edge 1 0 : Input capture to the TRDGRDi register at both edges 1 1 : Do not set.	RW
IOD1			RW
IOD2	TRDGRD mode select bit(2)	Set to 1 (input capture) in the input capture function.	RW
IOD3	TRDGRD register function select bit	Set to 1 (general register or buffer register) in the input capture function.	RW

NOTES:
1. To select 1 (the TRDGRCi register is used as a buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
2. To select 1 (the TRDGRDi register is used as a buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

Figure 16.76 Registers TRDIORC0 to TRDIORC1 in Input Capture Function

Timer RD Status Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(2) [Source for setting this bit to 1] TRDSR0 register: fOCO128 signal edge when the IOA3 bit in the TRDIORA0 register is set to 0 (fOCO128 signal) TRDIOA0 pin input edge when the IOA3 bit in the TRDIORA0 register is set to 1 (TRDIOA0 input)(3) TRDSR1 register: Input edge of TRDIOA1 pin(3)	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(2) [Source for setting this bit to 1] Input edge of TRDIOBi pin(3)	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(2) [Source for setting this bit to 1] Input edge of TRDIOCi pin(4)	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(2) [Source for setting this bit to 1] Input edge of TRDIODi pin(4)	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(2) [Source for setting this bit to 1] When the TRDi register overflows	RW
UDF	Underflow flag(1)	This bit is disabled in the input capture function.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
2. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
   - This bit remains unchanged if 1 is written to it.
3. Edge selected by bits IOj1 to IOj0 (j = A or B) in the TRDIORAi register.
4. Edge selected by bits IOk1 to IOk0 (k = C or D) in the TRDIORCi register
   Including when the BFki bit in the TRDMR register is set to 1 (TRDGRki is used as the buffer register).

Figure 16.77 Registers TRDSR0 to TRDSR1 in Input Capture Function

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.78 Registers TRDIER0 to TRDIER1 in Input Capture Function

Timer RD Counter i (i = 0 or 1)(1)



Symbol	Address	After Reset
TRD0	0147h-0146h	0000h
TRD1	0157h-0156h	0000h

Function	Setting Range	RW
Count the count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

Figure 16.79 Registers TRD0 to TRD1 in Input Capture Function

Timer RD General Registers Ai, Bi, Ci, and Di (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRC0	014Dh-014Ch	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.38 TRDGRji Register Functions in Input Capture Function**	RW

NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

Figure 16.80 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in Input Capture Function

The following registers are disabled in the input capture function: TRDOER1, TRDOER2, TRDOCR, TRDPOCR0, and TRDPOCR1.

Table 16.38 TRDGRji Register Functions in Input Capture Function

Register	Setting	Register Function	Input-Capture Input Pin
TRDGRAi	–	General register The value in the TRDi register can be read at input capture.	TRDIOAi
TRDGRBi			TRDIOBi
TRDGRCi	BFCi = 0	General register The value in the TRDi register can be read at input capture.	TRDIOCi
TRDGRDi	BFDi = 0		TRDIODi
TRDGRCi	BFCi = 1	Buffer register The value in the TRDi register can be read at input capture. (Refer to **16.4.2 Buffer Operation**)	TRDIOAi
TRDGRDi	BFDi = 1		TRDIOBi

i = 0 or 1, j = either A, B, C, or D
BFCi, BFDi: Bits in TRDMR register

Set the pulse width of the input capture signal applied to the TRDIOji pin to 3 cycles or more of the timer RD operation clock (refer to **Table 16.25 Timer RD Operation Clocks**) for no digital filter (the DFj bit in the TRDDFi register set to 0).



i = 0 or 1

The above applies under the following conditions:
Bits CCLR2 to CCLR0 in the TRDCRi register are set to 001b. (the TRDi register set to 0000h by TRDGRAi register input capture).
Bits TCK2 to TCK0 in the TRDCRi register are set to 101b (TRDCLK input for the count source).
Bits CKEG1 to CKEG0 in the TRDCRi register are set to 01b (count at the falling edge for the count source).
Bits IOA2 to IOA0 in the TRDIORAi register are set to 101b (input capture at the falling edge of the TRDIOAi input).
The BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the buffer register of the TRDGRAi register).

Figure 16.81 Operating Example of Input Capture Function

16.4.5.1 Digital Filter

The TRDIOji input is sampled, and when the sampled input level matches 3 times, its level is determined. Select the digital filter function and sampling clock by the TRDDFi register.
Figure 16.82 shows a Block Diagram of Digital Filter.



Figure 16.82 Block Diagram of Digital Filter

16.4.6 Output Compare Function

This function detects matches (compare match) between the content of the TRDGRji (j = either A, B, C, or D) register and the content of the TRDi (i = 0 or 1) register. When the content matches, a user-set level is output from the TRDIOji pin. Since this function is enabled with a combination of the TRDIOji pin and TRDGRji register, the output compare function, or any other mode or function, can be selected for each individual pin. Figure 16.83 shows a Block Diagram of Output Compare Function, Table 16.39 lists the Output Compare Function Specifications. Figures 16.84 to 16.95 list the Registers Associated with Output Compare Function, and Figure 16.96 shows an Operating Example of Output Compare Function.



Figure 16.83 Block Diagram of Output Compare Function

Table 16.39 Output Compare Function Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M External signal input to the TRDCLK pin (valid edge selected by a program)
Count operations	Increment
Count period	• When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000b (free-running operation) 1/fk × 65536 fk: Frequency of count source • Bits CCLR1 to CCLR0 in the TRDCRi register are set to 01b or 10b (set the TRDi register to 0000h at the compare match in the TRDGRji register). Frequency of count source x (n+1) n: Setting value in the TRDGRji register
Waveform output timing	Compare match
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1. The output compare output pin holds output level before the count stops. • When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match in the TRDGRAi register. The output compare output pin holds level after output change by the compare match.
Interrupt request generation timing	• Compare match (content of the TRDi register matches content of the TRDGRji register.) • TRDi register overflows
TRDIOA0 pin function	Programmable I/O port, output-compare output, or TRDCLK (external clock) input
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pin functions	Programmable I/O port or output-compare output (Selectable by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	• When the SYNC bit in the TRDMR register is set to 0 (channels 0 and 1 operate independently). Data can be written to the TRDi register. • When the SYNC bit in the TRDMR register is set to 1 (channels 0 and 1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.
Select functions	• Output-compare output pin selected Either 1 pin or multiple pins among TRDIOAi, TRDIOBi, TRDIOCi, or TRDIODi. • Output level at the compare match selected “L” output, “H” output, or output level inversed • Initial output level selected Set the level at period from the count start to the compare match. • Timing to set the TRDi register to 0000h Overflow or compare match in the TRDGRAi register • Buffer operation (Refer to **16.4.2 Buffer Operation.**) • Synchronous operation (Refer to **16.4.3 Synchronous Operation.**) • Output pin in registers TRDGRCi and TRDGRDi changed The TRDGRCi register can be used as output control of the TRDIOAi pin and the TRDGRDi register can be used as output control of the TRDIOBi pin. • Pulse output forced cutoff signal input (Refer to **16.4.4 Pulse Output Forced Cutoff.**) • Timer RD can be used as the internal timer without output.

i = 0 or 1, j = either A, B, C, or D

Timer RD Start Register(1)



Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag(4)	0 : Count stops(2) 1 : Count starts	RW
TSTART1	TRD1 count start flag(5)	0 : Count stops(3) 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	0 : Count stops at the compare match with the TRDGRA0 register 1 : Count continues after the compare match with the TRDGRA0 register	RW
CSEL1	TRD1 count operation select bit	0 : Count stops at the compare match with the TRDGRA1 register 1 : Count continues after the compare match with the TRDGRA1 register	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD**.
2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	0 : Registers TRD0 and TRD1 operate independently 1 : Registers TRD0 and TRD1 operate synchronously	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit(1)	0 : General register 1 : Buffer register of TRDGRA0 register	RW
BFD0	TRDGRD0 register function select bit(1)	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit(1)	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit(1)	0 : General register 1 : Buffer register of TRDGRB1 register	RW

NOTE:
1. When selecting 0 (change the TRDGRji register output pin) by the IOj3 (j = C or D) bit in the TRDIORCi (i = 0 or 1) register, set the BFji bit in the TRDMR register to 0.

Figure 16.84 Registers TRDSTR and TRDMR in Output Compare Function

Timer RD PWM Mode Register



Symbol	Address	After Reset
TRDPMR	0139h	10001000b

Bit Symbol	Bit Name	Function	RW
PWMB0	PWM mode of TRDIOB0 select bit	Set to 0 (timer mode) in the output compare function.	RW
PWMC0	PWM mode of TRDIOC0 select bit	Set to 0 (timer mode) in the output compare function.	RW
PWMD0	PWM mode of TRDIOD0 select bit	Set to 0 (timer mode) in the output compare function.	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PWMB1	PWM mode of TRDIOB1 select bit	Set to 0 (timer mode) in the output compare function.	RW
PWMC1	PWM mode of TRDIOC1 select bit	Set to 0 (timer mode) in the output compare function.	RW
PWMD1	PWM mode of TRDIOD1 select bit	Set to 0 (timer mode) in the output compare function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.85 TRDPMR Register in Output Compare Function

Timer RD Function Control Register

b7 b6 b5 b4 b3 b2 b1 b0: 1 _ _ _ _ _ 0 0

Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1)	Set to 00b (timer mode, PWM mode, or PWM3 mode) in the output compare function.	RW
CMD1			RW
OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in the output compare function.	RW
OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in the output compare function.	RW
ADTRG	A/D trigger enable bit (in complementary PWM mode)	This bit is disabled in the output compare function.	RW
ADEG	A/D trigger edge select bit (in complementary PWM mode)	This bit is disabled in the output compare function.	RW
STCLK	External clock input select bit	0 : External clock input disabled 1 : External clock input enabled	RW
PWM3	PWM3 mode select bit(2)	Set this bit to 1 (other than PWM3 mode) in the output compare function.	RW

NOTES:
1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.86 TRDFCR Register in Output Compare Function

Timer RD Output Master Enable Register 1



Symbol	Address	After Reset
TRDOER1	013Bh	FFh

Bit Symbol	Bit Name	Function	RW
EA0	TRDIOA0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA0 pin is used as a programmable I/O port.)	RW
EB0	TRDIOB0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB0 pin is used as a programmable I/O port.)	RW
EC0	TRDIOC0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC0 pin is used as a programmable I/O port.)	RW
ED0	TRDIOD0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD0 pin is used as a programmable I/O port.)	RW
EA1	TRDIOA1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA1 pin is used as a programmable I/O port.)	RW
EB1	TRDIOB1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB1 pin is used as a programmable I/O port.)	RW
EC1	TRDIOC1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC1 pin is used as a programmable I/O port.)	RW
ED1	TRDIOD1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD1 pin is used as a programmable I/O port.)	RW

Timer RD Output Master Enable Register 2



Symbol	Address	After Reset
TRDOER2	013Ch	01111111b

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{\text{INT0}}$ of pulse output forced cutoff signal input enabled bit(1)	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (disable output) when “L” is applied to the $\overline{\text{INT0}}$ pin.)	RW

NOTE:
1. Refer to **16.4.4 Pulse Output Forced Cutoff.**

Figure 16.87 Registers TRDOER1 to TRDOER2 in Output Compare Function

Timer RD Output Control Register(1, 2)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1					

Symbol	Address	After Reset
TRDOCR	013Dh	00h

Bit Symbol	Bit Name	Function	RW
TOA0	TRDIOA0 output level select bit	0 : Initial output “L” 1 : Initial output “H”	RW
TOB0	TRDIOB0 output level select bit	0 : Initial output “L” 1 : Initial output “H”	RW
TOC0	TRDIOC0 initial output level select bit	0 : “L” 1 : “H”	RW
TOD0	TRDIOD0 initial output level select bit		RW
TOA1	TRDIOA1 initial output level select bit		RW
TOB1	TRDIOB1 initial output level select bit		RW
TOC1	TRDIOC1 initial output level select bit		RW
TOD1	TRDIOD1 initial output level select bit		RW

NOTES:
1. Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stopped).
2. If the pin function is set for waveform output (refer to **Tables 16.26** to **16.33**), the initial output level is output when the TRDOCR register is set.

Figure 16.88 TRDOCR Register in Output Compare Function

Timer RD Control Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDCR0	0140h	00h
TRDCR1	0150h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits	b2 b1 b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRDCLK input(1) 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(2)	b4 b3 0 0 : Count at the rising edge 0 1 : Count at the falling edge 1 0 : Count at both edges 1 1 : Do not set.	RW
CKEG1			RW
CCLR0	TRDi counter clear select bits	b7 b6 b5 0 0 0 : Disable clear (free-running operation) 0 0 1 : Clear by compare match with the TRDGRAi register 0 1 0 : Clear by compare match with the TRDGRBi register 0 1 1 : Synchronous clear (clear simultaneously with other channel counter)(3) 1 0 0 : Do not set. 1 0 1 : Clear by compare match with the TRDGRCi register 1 1 0 : Clear by compare match with the TRDGRDi register 1 1 1 : Do not set.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
3. This setting is enabled when the SYNC bit in the TRDMR register is set to 1 (TRD0 and TRD1 operate synchronously).

Figure 16.89 Registers TRDCR0 to TRDCR1 in Output Compare Function

Timer RD I/O Control Register Ai (i = 0 or 1)



Symbol	Address	After Reset
TRDIORA0	0141h	10001000b
TRDIORA1	0151h	10001000b

Bit Symbol	Bit Name	Function	RW
IOA0	TRDGRA control bits	b1 b0 0 0 : Disable pin output by the compare match (TRDIOAi pin functions as programmable I/O port) 0 1 : "L" output at compare match with the TRDGRAi register 1 0 : "H" output at compare match with the TRDGRAi register 1 1 : Toggle output by compare match with the TRDGRAi register	RW
IOA1			RW
IOA2	TRDGRA mode select bit(1)	Set to 0 (output compare) in the output compare function.	RW
IOA3	Input capture input switch bit	Set to 1.	RW
IOB0	TRDGRB control bits	b5 b4 0 0 : Disable pin output by the compare match (TRDIOBi pin functions as programmable I/O port) 0 1 : "L" output at compare match with the TRDGRBi register 1 0 : "H" output at compare match with the TRDGRBi 1 1 : Toggle output by compare match with the TRDGRBi register	RW
IOB1			RW
IOB2	TRDGRB mode select bit(2)	Set to 0 (output compare) in the output compare function.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. To select 1 (the TRDGRCi register is used as a buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
2. To select 1 (the TRDGRDi register is used as a buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

Figure 16.90 Registers TRDIORA0 to TRDIORA1 in Output Compare Function

Timer RD I/O Control Register Ci (i = 0 or 1)



Symbol	Address	After Reset
TRDIORC0	0142h	10001000b
TRDIORC1	0152h	10001000b

Bit Symbol	Bit Name	Function	RW
IOC0	TRDGRC control bits	b1 b0 0 0 : Disable pin output by compare match 0 1 : "L" output at compare match with the TRDGRCi register 1 0 : "H" output at compare match with the TRDGRCi register 1 1 : Toggle output by compare match with the TRDGRCi register	RW
IOC1			RW
IOC2	TRDGRC mode select bit(1)	Set to 0 (output compare) in the output compare function.	RW
IOC3	TRDGRC register function select bit	0 : TRDIOA output register (Refer to **16.4.6.1 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi**.) 1 : General register or buffer register	RW
IOD0	TRDGRD control bits	b5 b4 0 0 : Disable pin output by compare match 0 1 : "L" output at compare match with the TRDGRDi register 1 0 : "H" output at compare match with the TRDGRDi register 1 1 : Toggle output by compare match with the TRDGRDi register	RW
IOD1			RW
IOD2	TRDGRD mode select bit(2)	Set to 0 (output compare) in the output compare function.	RW
IOD3	TRDGRD register function select bit	0 : TRDIOB output register (Refer to **16.4.6.1 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi**.) 1 : General register or buffer register	RW

NOTES:
1. To select 1 (the TRDGRCi register is used as a buffer register of the TRDGRAi register) for this bit by the BFCi bit in the TRDMR register, set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.
2. To select 1 (the TRDGRDi register is used as a buffer register of the TRDGRBi register) for this bit by the BFDi bit in the TRDMR register, set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

Figure 16.91 Registers TRDIORC0 to TRDIORC1 in Output Compare Function

Timer RD Status Register i (i=0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRAi register.	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRBi register.	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRCi register(3).	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRDi register(3).	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the TRDi register overflows.	RW
UDF	Underflow flag(1)	This bit is disabled in the output compare function.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
2. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
   - This bit remains unchanged if 1 is written to it.
3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 16.92 Registers TRDSR0 to TRDSR1 in Output Compare Function

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.93 Registers TRDIER0 to TRDIER1 in Output Compare Function

Timer RD Counter i (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRD0	0147h-0146h	0000h
TRD1	0157h-0156h	0000h

Function	Setting Range	RW
Count a count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

Figure 16.94 Registers TRD0 to TRD1 in Output Compare Function

Timer RD General Register Ai, Bi, Ci and Di (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRC0	014Dh-014Ch	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.40 TRDGRji Register Function in Output Compare Function**	RW

NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

Figure 16.95 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in Output Compare Function

The following registers are disabled in the output compare function: TRDDF0, TRDDF1, TRDPOCR0, and TRDPOCR1.

Table 16.40 TRDGRji Register Function in Output Compare Function

Register	Setting		Register Function	Output-Compare Output Pin
	BFji	IOj3		
TRDGRAi	–	–	General register. Write the compare value.	TRDIOAi
TRDGRBi				TRDIOBi
TRDGRCi	0	1	General register. Write the compare value.	TRDIOCi
TRDGRDi				TRDIODi
TRDGRCi	1	1	Buffer register. Write the next compare value (Refer to **16.4.2 Buffer Operation**.)	TRDIOAi
TRDGRDi				TRDIOBi
TRDGRCi	0	0	TRDIOAi output control (Refer to **16.4.6.1 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi**.)	TRDIOAi
TRDGRDi				TRDIOBi

i = 0 or 1, j = either A, B, C, or D
BFji: Bit in TRDMR register IOj3: Bit in TRDIORCi register



i = 0 or 1

M: Value set in TRDGRAi register
n: Value set in TRDGRBi register
p: Value set in TRDGRCi register

The above applies under the following conditions:

The CSELi bit in the TRDSTR register is set to 1 (the TRDi register is not stopped by compare match).
Bits BFCi and BFDi in the TRDMR register are set to 0 (registers TRDGRCi and TRDGRDi are not used as buffer registers).
Bits EAi, EBi, and ECi in the TRDOER1 register are set to 0 (enable the TRDIOAi, TRDIOBi and TRDIOCi pin outputs).
Bits CCLR2 to CCLR0 in the TRDCRi register are set to 001b (set the TRDi register to 000h by compare match in the TRDGRAi register).
Bits TOAi and TOBi in the TRDOCR register is set to 0 (initial output "L" to compare match), the TOCi bit is set to 1 (initial output "H" to compare match).
Bits IOA2 to IOA0 in the TRDIORAi register are set to 011b (TRDIOAi output inverted at TRDGRAi register compare match).
Bits IOB2 to IOB0 in the TRDIORAi register are set to 010b (TRDIOBi "H" output at TRDGRBi register compare match).
Bits IOC3 to IOC0 in the TRDIORCi register are set to 1001b (TRDIOCi "L" output at TRDGRCi register compare match).
The IOD3 bit in the TRDIORCi register is set to 1 (TRDGRDi register does not control TRDIOBi pin output).

Figure 16.96 Operating Example of Output Compare Function

16.4.6.1 Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi

The TRDGRCi register can be used for output control of the TRDIOAi pin, and the TRDGRDi register can be used for output control of the TRDIOBi pin. Therefore, each pin output can be controlled as follows:

- TRDIOAi output is controlled by the values in registers TRDGRAi and TRDGRCi.
- TRDIOBi output is controlled by the values in registers TRDGRBi and TRDGRDi.

Change output pins in registers TRDGRCi and TRDGRDi as follows:

- Select 0 (change TRDGRji register output pin) by the IOj3 (j = C or D) bit in the TRDIORCi register.
- Set the BFji bit in the TRDMR register to 0 (general register).
- Set different values in registers TRDGRCi and TRDGRAi. Also, set different values in registers TRDGRDi and TRDGRBi.

Figure 16.98 shows an Operating Example When TRDGRCi Register is Used for Output Control of TRDIOAi Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin.



Figure 16.97 Changing Output Pins in Registers TRDGRCi and TRDGRDi



m: Value set in TRDGRAi register
n: Value set in TRDGRCi register
p: Value set in TRDGRBi register
q: Value set in TRDGRDi register

i = 0 or 1

The above applies under the following conditions:
The CSELi bit in the TRDSTR register is set to 1 (the TRDi register is not stopped by compare match).
Bits BFCi and BFDi in the TRDMR register are set to 0 (registers TRDGRCi and TRDGRDi are not used as buffer register).
Bits EAi and EBi in the TRDOER1 register are set to 0 (enable TRDIOAi and TRDIOBi pin outputs).
Bits CCLR2 to CCLR0 in the TRDCRi register are set to 001b (set the TRDi register to 0000h by compare match in the TRDGRAi register).
Bits TOAi and TOBi in the TRDOCR register are set to 0 (initial output "L" to compare match).
Bits IOA2 to IOA0 in the TRDIORAi register are set to 011b (TRDIOAi output inverted at TRDGRAi register compare match).
Bits IOB2 to IOB0 in the TRDIORAi register are set to 011b (TRDIOBi output inverted at TRDGRBi register compare match).
Bits IOC3 to IOC0 in the TRDIORCi register are set to 0011b (TRDIOAi output inverted at TRDGRCi register compare match).
Bits IOD3 to IOD0 in the TRDIORCi register are set to 0011b (TRDIOBi output inverted at TRDGRDi register compare match).

Figure 16.98 Operating Example When TRDGRCi Register is Used for Output Control of TRDIOAi Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin

16.4.7 PWM Mode

In PWM mode, a PWM waveform is output. Up to 3 PWM waveforms with the same period can be output by 1 channel. Also, up to 6 PWM waveforms with the same period can be output by synchronizing channels 0 and 1. Since this mode functions by a combination of the TRDIOji (i = 0 or 1, j = B, C, or D) pin and TRDGRji register, the PWM mode, or any other mode or function, can be selected for each individual pin. (However, since the TRDGRAi register is used when using any pin for PWM mode, the TRDGRAi register cannot be used for other modes.)
Figure 16.99 shows a Block Diagram of PWM Mode, and Table 16.41 lists the PWM Mode Specifications. Figures 16.100 to 16.109 show the Registers Associated with PWM Mode, and Figures 16.110 and 16.111 show Operating Examples of PWM Mode.



Figure 16.99 Block Diagram of PWM Mode

Table 16.41 PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M External signal input to the TRDCLK pin (valid edge selected by a program)
Count operations	Increment
PWM waveform	PWM period: 1/fk x (m+1) Active level width: 1/fk x (m-n) Inactive level width: 1/fk x (n+1) fk: Frequency of count source m: Value set in the TRDGRAi (i = 0 or 1) register n: Value set in the TRDGRji (j = B, C, or D) register 
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1. The PWM output pin holds output level before the count stops. • When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match in the TRDGRAi register. The PWM output pin holds level after output change by compare match.
Interrupt request generation timing	• Compare match (The content of the TRDi register matches content of the TRDGRji register.) • TRDi register overflows
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOA1 pin function	Programmable I/O port
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOB1, TRDIOC1, TRDIOD1 pin functions	Programmable I/O port or pulse output (selectable by pin)
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Select functions	• 1 to 3 PWM output pins selected per 1 channel Either 1 pin or multiple pins of the TRDIOBi, TRDIOCi or TRDIODi pin. • The active level selected by pin. • Initial output level selected by pin. • Synchronous operation (Refer to **16.4.3 Synchronous Operation**.) • Buffer operation (Refer to **16.4.2 Buffer Operation**.) • Pulse output forced cutoff signal input (Refer to **16.4.4 Pulse Output Forced Cutoff**.)

i = 0 or 1

Timer RD Start Register(1)



Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag(4)	0 : Count stops(2) 1 : Count starts	RW
TSTART1	TRD1 count start flag(5)	0 : Count stops(3) 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	0 : Count stops at the compare match with the TRDGRA0 register 1 : Count continues after the compare match with the TRDGRA0 register	RW
CSEL1	TRD1 count operation select bit	0 : Count stops at the compare match with the TRDGRA1 register 1 : Count continues after the compare match with the TRDGRA1 register	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:

1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD**.
2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	0 : Registers TRD0 and TRD1 operate independently 1 : Registers TRD0 and TRD1 operate synchronously	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit	0 : General register 1 : Buffer register of TRDGRA0 register	RW
BFD0	TRDGRD0 register function select bit	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit	0 : General register 1 : Buffer register of TRDGRB1 register	RW

Figure 16.100 Registers TRDSTR and TRDMR in PWM Mode

Timer RD PWM Mode Register



Symbol	Address	After Reset
TRDPMR	0139h	10001000b

Bit Symbol	Bit Name	Function	RW
PWMB0	PWM mode of TRDIOB0 select bit	0 : Timer mode 1 : PWM mode	RW
PWMC0	PWM mode of TRDIOC0 select bit	0 : Timer mode 1 : PWM mode	RW
PWMD0	PWM mode of TRDIOD0 select bit	0 : Timer mode 1 : PWM mode	RW
— (b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PWMB1	PWM mode of TRDIOB1 select bit	0 : Timer mode 1 : PWM mode	RW
PWMC1	PWM mode of TRDIOC1 select bit	0 : Timer mode 1 : PWM mode	RW
PWMD1	PWM mode of TRDIOD1 select bit	0 : Timer mode 1 : PWM mode	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.101 TRDPMR Register in PWM Mode

Timer RD Function Control Register

b7	b6	b5	b4	b3	b2	b1	b0
1						0	0

Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1)	Set to 00b (timer mode, PWM mode, or PWM3 mode) in PWM mode.	RW
CMD1			RW
OLS0	Normal-phase output level select Bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in PWM mode.	RW
OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in PWM mode.	RW
ADTRG	A/D trigger enable bit (in complementary PWM mode)	This bit is disabled in PWM mode.	RW
ADEG	A/D trigger edge select bit (in complementary PWM mode)	This bit is disabled in PWM mode.	RW
STCLK	External clock input select bit	0 : External clock input disabled 1 : External clock input enabled	RW
PWM3	PWM3 mode select bit(2)	Set this bit to 1 (other than PWM3 mode) in PWM mode.	RW

NOTES:
1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.102 TRDFCR Register in PWM Mode

Timer RD Output Master Enable Register 1



Symbol	Address	After Reset
TRDOER1	013Bh	FFh

Bit Symbol	Bit Name	Function	RW
EA0	TRDIOA0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA0 pin is used as a programmable I/O port.)	RW
EB0	TRDIOB0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB0 pin is used as a programmable I/O port.)	RW
EC0	TRDIOC0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC0 pin is used as a programmable I/O port.)	RW
ED0	TRDIOD0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD0 pin is used as a programmable I/O port.)	RW
EA1	TRDIOA1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA1 pin is used as a programmable I/O port.)	RW
EB1	TRDIOB1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB1 pin is used as a programmable I/O port.)	RW
EC1	TRDIOC1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC1 pin is used as a programmable I/O port.)	RW
ED1	TRDIOD1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD1 pin is used as a programmable I/O port.)	RW

Timer RD Output Master Enable Register 2



Symbol	Address	After Reset
TRDOER2	013Ch	01111111b

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{INT0}$ of pulse output forced cutoff signal input enabled bit(1)	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (disable output) when “L” is applied to the $\overline{INT0}$ pin.)	RW

NOTE:

1. Refer to **16.4.4 Pulse Output Forced Cutoff.**

Figure 16.103 Registers TRDOER1 to TRDOER2 in PWM Mode

Timer RD Output Control Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
			0				0

Symbol	Address	After Reset
TRDOCR	013Dh	00h

Bit Symbol	Bit Name	Function	RW
TOA0	TRDIOA0 output level select bit	Set this bit to 0 (enable output) in PWM mode.	RW
TOB0	TRDIOB0 output level select bit(2)	0 : Initial output is inactive level 1 : Initial output is active level	RW
TOC0	TRDIOC0 initial output level select bit(2)		RW
TOD0	TRDIOD0 initial output level select bit(2)		RW
TOA1	TRDIOA1 initial output level select bit	Set this bit to 0 (enable output) in PWM mode.	RW
TOB1	TRDIOB1 initial output level select bit(2)	0 : Inactive level 1 : Active level	RW
TOC1	TRDIOC1 initial output level select bit(2)		RW
TOD1	TRDIOD1 initial output level select bit(2)		RW

NOTES:
1. Write to the TRDOCR register when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
2. If the pin function is set for waveform output (refer to **Tables 16.27** to **16.29** and **Tables 16.31** to **16.33**), the initial output level is output when the TRDOCR register is set.

Timer RD Control Register i (i = 0 or 1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1					

Symbol	Address	After Reset
TRDCR0	0140h	00h
TRDCR1	0150h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits	b2 b1 b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRDCLK input(1) 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(2)	b4 b3 0 0 : Count at the rising edge 0 1 : Count at the falling edge 1 0 : Count at both edges 1 1 : Do not set.	RW
CKEG1			RW
CCLR0	TRDi counter clear select bits	Set to 001b (the TRDi register cleared at compare match with TRDGRAi register) in PWM mode.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

Figure 16.104 Registers TRDOCR and TRDCR0 to TRDCR1 in PWM Mode

Timer RD Status Register i (i=0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRAi register.	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRBi register.	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRCi register(3).	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRDi register(3).	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the TRDi register overflows.	RW
UDF	Underflow flag(1)	This bit is disabled in PWM mode.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
2. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
   - This bit remains unchanged if 1 is written.
3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 16.105 Registers TRDSR0 to TRDSR1 in PWM Mode

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.106 Registers TRDIER0 to TRDIER1 in PWM Mode

Timer RD PWM Mode Output Level Control Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDPOCR0	0145h	11111000b
TRDPOCR1	0155h	11111000b

Bit Symbol	Bit Name	Function	RW
POLB	PWM mode output level control bit B	0 : "L" active TRDIOBi output level is selected 1 : "H" active TRDIOBi output level is selected	RW
POLC	PWM mode output level control bit C	0 : "L" active TRDIOCi output level is selected 1 : "H" active TRDIOCi output level is selected	RW
POLD	PWM mode output level control bit D	0 : "L" active TRDIODi output level is selected 1 : "H" active TRDIODi output level is selected	RW
— (b7-b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.107 Registers TRDPOCR0 to TRDPOCR1 in PWM Mode

Timer RD Counter i (i = 0 or 1)(1)



Symbol	Address	After Reset
TRD0	0147h-0146h	0000h
TRD1	0157h-0156h	0000h

Function	Setting Range	RW
Count a count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

Figure 16.108 Registers TRD0 to TRD1 in PWM Mode

Timer RD General Registers Ai, Bi, Ci, and Di (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRC0	014Dh-014Ch	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.42 TRDGRji Register Functions in PWM Mode.**	RW

NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

Figure 16.109 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in PWM Mode

The following registers are disabled in the PWM mode: TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDIORA1, and TRDIORC1.

Table 16.42 TRDGRji Register Functions in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRAi	–	General register. Set the PWM period	–
TRDGRBi	–	General register. Set the changing point of PWM output	TRDIOBi
TRDGRCi	BFCi = 0	General register. Set the changing point of PWM output	TRDIOCi
TRDGRDi	BFDi = 0		TRDIODi
TRDGRCi	BFCi = 1	Buffer register. Set the next PWM period (Refer to **16.4.2 Buffer Operation**.)	–
TRDGRDi	BFDi = 1	Buffer register. Set the changing point of the next PWM output (Refer to **16.4.2 Buffer Operation**.)	TRDIOBi

i = 0 or 1
BFCi, BFDi: Bits in TRDMR register



The above applies under the following conditions:
Bits BFCi and BFDi in the TRDMR register are set to 0 (registers TRDGRCi and TRDGRDi are not used as buffer registers).
Bits EBi, ECi and EDi in the TRDOER1 register are set to 0 (enable TRDIOBi, TRDIOCi and TRDIODi pin outputs).
Bits TOBi and TOCi in the TRDOCR register are set to 0 (inactive level), the TODi bit is set to 1 (active level).
The POLB bit in the TRDPOCRi register is set to 1 (active level "H"), bits POLC and POLD are set to 0 (active level "L").

Figure 16.110 Operating Example of PWM Mode



Figure 16.111 Operating Example of PWM Mode (Duty 0%, Duty 100%)

16.4.8 Reset Synchronous PWM Mode

In this mode, 3 normal-phases and 3 counter-phases of the PWM waveform are output with the same period (three-phase, sawtooth wave modulation, and no dead time).
Figure 16.112 shows a Block Diagram of Reset Synchronous PWM Mode, and Table 16.43 lists the Reset Synchronous PWM Mode Specifications. Figures 16.113 to 16.120 show the Registers Associated with Reset Synchronous PWM Mode and Figure 16.121 shows an Operating Example of Reset Synchronous PWM Mode. Refer to **Figure 16.111 Operating Example of PWM Mode (Duty 0%, Duty 100%)** for an operating example of PWM Mode with duty 0% and duty 100%.



NOTE:
1. When bits BFC0, BFD0, BFC1, and BFD1 in the TRDMR register are set to 1 (buffer register).

Figure 16.112 Block Diagram of Reset Synchronous PWM Mode

Table 16.43 Reset Synchronous PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M External signal input to the TRDCLK pin (valid edge selected by a program)
Count operations	The TRD0 register is incremented (the TRD1 register is not used).
PWM waveform	PWM period : 1/fk × (m+1) Active level width of normal-phase : 1/fk × (m-n) Active level width of counter-phase: 1/fk × (n+1) fk: Frequency of count source m: Value set in the TRDGRA0 register n: Value set in the TRDGRB0 register (PWM1 output), Value set in the TRDGRA1 register (PWM2 output), Value set in the TRDGRB1 register (PWM3 output) 
Count start condition	1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTART0 bit in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. The PWM output pin holds output level before the count stops • When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match in the TRDGRA0 register. The PWM output pin holds level after output change at compare match.
Interrupt request generation timing	• Compare match (the content of the TRD0 register matches content of registers TRDGRj0, TRDGRA1, and TRDGRB1). • The TRD0 register overflows
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every PWM period
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Select functions	• The active level of normal-phase and counter-phase and initial output level selected individually. • Buffer operation (Refer to **16.4.2 Buffer Operation**.) • Pulse output forced cutoff signal input (Refer to **16.4.4 Pulse Output Forced Cutoff**.)

j = either A, B, C, or D

Timer RD Start Register(1)



Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag(4)	0 : Count stops(2) 1 : Count starts	RW
TSTART1	TRD1 count start flag(5)	0 : Count stops(3) 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	0 : Count stops at the compare match with the TRDGRA0 register 1 : Count continues after the compare match with the TRDGRA0 register	RW
CSEL1	TRD1 count operation select bit	0 : Count stops at the compare match with the TRDGRA1 register 1 : Count continues after the compare match with the TRDGRA1 register	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:

1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD**.
2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	Set this bit to 0 (registers TRD0 and TRD1 operate independently) in reset synchronous PWM mode.	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit	0 : General register 1 : Buffer register of TRDGRA0 register	RW
BFD0	TRDGRD0 register function select bit	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit	0 : General register 1 : Buffer register of TRDGRB1 register	RW

Figure 16.113 Registers TRDSTR and TRDMR in Reset Synchronous PWM Mode

Timer RD Function Control Register



Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1, 2)	Set to 01b (reset synchronous PWM mode) in reset synchronous PWM mode.	RW
CMD1			RW
OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	0 : Initial output “H” Active level “L” 1 : Initial output “L” Active level “H”	RW
OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	0 : Initial output “H” Active level “L” 1 : Initial output “L” Active level “H”	RW
ADTRG	A/D trigger enable bit (in complementary PWM mode)	This bit is disabled in reset synchronous PWM mode.	RW
ADEG	A/D trigger edge select bit (in complementary PWM mode)	This bit is disabled in reset synchronous PWM mode.	RW
STCLK	External clock input select bit	0 : External clock input disabled 1 : External clock input enabled	RW
PWM3	PWM3 mode select bit(3)	This bit is disabled in reset synchronous PWM mode.	RW

NOTES:
1. When bits CMD1 to CMD0 are set to 01b, 10b, or 11b, the MCU enters reset synchronous PWM mode or complementary PWM mode in spite of the setting of the TRDPMR register.
2. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
3. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.114 TRDFCR Register in Reset Synchronous PWM Mode

Timer RD Output Master Enable Register 1

b7	b6	b5	b4	b3	b2	b1	b0
							1

Symbol	Address	After Reset
TRDOER1	013Bh	FFh

Bit Symbol	Bit Name	Function	RW
EA0	TRDIOA0 output disable bit	Set this bit to 1 (the TRDIOA0 pin is used as a programmable I/O port) in reset synchronous PWM mode.	RW
EB0	TRDIOB0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB0 pin is used as a programmable I/O port.)	RW
EC0	TRDIOC0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC0 pin is used as a programmable I/O port.)	RW
ED0	TRDIOD0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD0 pin is used as a programmable I/O port.)	RW
EA1	TRDIOA1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA1 pin is used as a programmable I/O port.)	RW
EB1	TRDIOB1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB1 pin is used as a programmable I/O port.)	RW
EC1	TRDIOC1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC1 pin is used as a programmable I/O port.)	RW
ED1	TRDIOD1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD1 pin is used as a programmable I/O port.)	RW

Timer RD Output Master Enable Register 2

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
TRDOER2	013Ch	01111111b

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{INT0}$ of pulse output forced cutoff signal input enabled bit(1)	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (disable output) when "L" is applied to the $\overline{INT0}$ pin.)	RW

NOTE:
1. Refer to **16.4.4 Pulse Output Forced Cutoff.**

Figure 16.115 Registers TRDOER1 to TRDOER2 in Reset Synchronous PWM Mode

Timer RD Control Register 0(3)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1					

Symbol	Address	After Reset
TRDCR0	0140h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits	b2 b1b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRDCLK input(1) 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(2)	b4 b3 0 0 : Count at the rising edge 0 1 : Count at the falling edge 1 0 : Count at both edges 1 1 : Do not set.	RW
CKEG1			RW
CCLR0	TRD0 counter clear select bits	Set to 001b (TRD0 register cleared at compare match with TRDGRA0 register) in reset synchronous PWM mode.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
3. The TRDCR1 register is not used in reset synchronous PWM mode.

Figure 16.116 TRDCR0 Register in Reset Synchronous PWM Mode

Timer RD Status Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRAi register.	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRBi register.	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRCi register(3).	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRDi register(3).	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the TRDi register overflows.	RW
UDF	Underflow flag(1)	This bit is disabled in reset synchronous PWM mode.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
2. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit (this bit remains 1 even if it is set to 1 from 0 after reading, and writing 0).
   - This bit remains unchanged if 1 is written to it.
3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 16.117 Registers TRDSR0 to TRDSR1 in Reset Synchronous PWM Mode

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.118 Registers TRDIER0 to TRDIER1 in Reset Synchronous PWM Mode

Timer RD Counter 0(1, 2)



Symbol	Address	After Reset
TRD0	0147h-0146h	0000h

Function	Setting Range	RW
Count a count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.	0000h to FFFFh	RW

NOTES:
1. Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.
2. The TRD1 register is not used in reset synchronous PWM mode.

Figure 16.119 TRD0 Registrar in Reset Synchronous PWM Mode

Timer RD General Registers Ai, Bi, Ci, and Di (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRC0	014Dh-014Ch	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.44 TRDGRji Register Function in Reset Synchronous PWM Mode.**	RW

NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

Figure 16.120 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in Reset Synchronous PWM Mode

The following registers are disabled in the reset synchronous PWM mode: TRDPMR, TRDOCR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 16.44 TRDGRji Register Functions in Reset Synchronous PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	–	General register. Set the PWM period.	(Output inverted every PWM period and TRDIOC0 pin)
TRDGRB0	–	General register. Set the changing point of PWM1 output.	TRDIOB0 TRDIOD0
TRDGRC0	BFC0 = 0	(These registers are not used in reset synchronous PWM mode.)	–
TRDGRD0	BFD0 = 0		
TRDGRA1	–	General register. Set the changing point of PWM2 output.	TRDIOA1 TRDIOC1
TRDGRB1	–	General register. Set the changing point of PWM3 output.	TRDIOB1 TRDIOD1
TRDGRC1	BFC1 = 0	(These points are not used in reset synchronous PWM mode.)	–
TRDGRD1	BFD1 = 0		
TRDGRC0	BFC0 = 1	Buffer register. Set the next PWM period. (Refer to **16.4.2 Buffer Operation.**)	(Output inversed every PWM period and TRDIOC0 pin)
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of the next PWM1 output. (Refer to **16.4.2 Buffer Operation**.)	TRDIOB0 TRDIOD0
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of the next PWM2 output. (Refer to **16.4.2 Buffer Operation**.)	TRDIOA1 TRDIOC1
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of the next PWM3 output. (Refer to **16.4.2 Buffer Operation**.)	TRDIOB1 TRDIOD1

BFC0, BFD0, BFC1, BFD1: Bits in TRDMR register



Figure 16.121 Operating Example of Reset Synchronous PWM Mode

16.4.9 Complementary PWM Mode

In this mode, 3 normal-phases and 3 counter-phases of the PWM waveform are output with the same period (three-phase, triangular wave modulation, and with dead time).
Figure 16.122 shows a Block Diagram of Complementary PWM Mode, and Table 16.45 lists the Complementary PWM Mode Specifications. Figures 16.123 to 16.131 show the Registers Associated with Complementary PWM Mode, Figure 16.132 shows the Output Model of Complementary PWM Mode, and Figure 16.133 shows an Operating Example of Complementary PWM Mode.



Figure 16.122 Block Diagram of Complementary PWM Mode

Table 16.45 Complementary PWM Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M External signal input to the TRDCLK pin (valid edge selected by a program) Set bits TCK2 to TCK0 in the TRDCR1 register to the same value (same count source) as bits TCK2 to TCK0 in the TRDCR0 register.
Count operations	Increment or decrement Registers TRD0 and TRD1 are decremented with the compare match in registers TRD0 and TRDGRA0 during increment operation. The TRD1 register value is changed from 0000h to FFFFh during decrement operation, and registers TRD0 and TRD1 are incremented.
PWM operations	PWM period: 1/fk × (m+2-p) × 2(1) Dead time: p Active level width of normal-phase: 1/fk × (m-n-p+1) × 2 Active level width of counter-phase: 1/fk × (n+1-p) × 2 fk: Frequency of count source m: Value set in the TRDGRA0 register n: Value set in the TRDGRB0 register (PWM1 output) Value set in the TRDGRA1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) p: Value set in the TRD0 register 
Count start condition	1 (count starts) is written to bits TSTART0 and TSTART1 in the TRDSTR register.
Count stop conditions	0 (count stops) is written to bits TSTART0 and TSTART1 in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. (The PWM output pin holds output level before the count stops.)
Interrupt request generation timing	• Compare match (The content of the TRDi register matches content of the TRDGRji register.) • The TRD1 register underflows
TRDIOA0 pin function	Programmable I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every 1/2 period of PWM
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Select functions	• Pulse output forced cutoff signal input (Refer to **16.4.4 Pulse Output Forced Cutoff.**) • The active level of normal-phase and counter-phase and initial output level selected individually • Transfer timing from the buffer register selected • A/D trigger generated

i = 0 or 1, j = either A, B, C, or D

NOTE:

1. After a count starts, the PWM period is fixed.

Timer RD Start Register(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag(4)	0 : Count stops(2) 1 : Count starts	RW
TSTART1	TRD1 count start flag(5)	0 : Count stops(3) 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	0 : Count stops at the compare match with the TRDGRA0 register 1 : Count continues after the compare match with the TRDGRA0 register	RW
CSEL1	TRD1 count operation select bit	0 : Count stops at the compare match with the TRDGRA1 register 1 : Count continues after the compare match with the TRDGRA1 register	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:

1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD**.
2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Figure 16.123 TRDSTR Register in Complementary PWM Mode

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	Set this bit to 0 (registers TRD0 and TRD1 operate independently) in complementary PWM mode.	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit	Set this bit to 0 (general register) in complementary PWM mode.	RW
BFD0	TRDGRD0 register function select bit	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit	0 : General register 1 : Buffer register of TRDGRB1 register	RW

Figure 16.124 TRDMR Register in Complementary PWM Mode

Timer RD Function Control Register



Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1,2)	b1 b0 1 0 : Complementary PWM mode (transfer from the buffer register to the general register at the underflow in the TRD1 register) 1 1 : Complementary PWM mode (transfer from the buffer register to the general register at the compare match with registers TRD0 and TRDGRA0.) Other than above : Do not set.	RW
CMD1			RW
OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	0 : Initial output "H" Active level "L" 1 : Initial output "L" Active level "H"	RW
OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	0 : Initial output "H" Active level "L" 1 : Initial output "L" Active level "H"	RW
ADTRG	A/D trigger enable bit (in complementary PWM mode)	0 : Disable A/D trigger 1 : Enable A/D trigger(3)	RW
ADEG	A/D trigger edge select bit (in complementary PWM mode)	0 : A/D trigger is generated at compare match between registers TRD0 and TRDGRA0 1 : A/D trigger is generated at underflow in the TRD1 register	RW
STCLK	External clock input select bit	0 : External clock input disabled 1 : External clock input enabled	RW
PWM3	PWM3 mode select bit(4)	This bit is disabled in complementary PWM mode.	RW

NOTES:
1. When setting bits CMD1 to CMD0 to 10b or 11b, the MCU enters complementary PWM mode in spite of the setting of the TRDPMR register.
2. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
3. Set the ADCAP bit in the ADC0N0 register to 1 (starts by timer RD).
4. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.125 TRDFCR Register in Complementary PWM Mode

Timer RD Output Master Enable Register 1



Symbol	Address	After Reset
TRDOER1	013Bh	FFh

Bit Symbol	Bit Name	Function	RW
EA0	TRDIOA0 output disable bit	Set this bit to 1 (the TRDIOA0 pin is used as a programmable I/O port) in complementary PWM mode.	RW
EB0	TRDIOB0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB0 pin is used as a programmable I/O port.)	RW
EC0	TRDIOC0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC0 pin is used as a programmable I/O port.)	RW
ED0	TRDIOD0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD0 pin is used as a programmable I/O port.)	RW
EA1	TRDIOA1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA1 pin is used as a programmable I/O port.)	RW
EB1	TRDIOB1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB1 pin is used as a programmable I/O port.)	RW
EC1	TRDIOC1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOC1 pin is used as a programmable I/O port.)	RW
ED1	TRDIOD1 output disable bit	0 : Enable output 1 : Disable output (The TRDIOD1 pin is used as a programmable I/O port.)	RW

Timer RD Output Master Enable Register 2



Symbol	Address	After Reset
TRDOER2	013Ch	01111111b

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{INT0}$ of pulse output forced cutoff signal input enabled bit(1)	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (disable output) when "L" is applied to the $\overline{INT0}$ pin.)	RW

NOTE:
1. Refer to **16.4.4 Pulse Output Forced Cutoff.**

Figure 16.126 Registers TRDOER1 to TRDOER2 in Complementary PWM Mode

Timer RD Control Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDCR0	0140h	00h
TRDCR1	0150h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits(2)	b2 b1 b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRDCLK input(1) 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(2,3)	b4 b3 0 0 : Count at the rising edge 0 1 : Count at the falling edge 1 0 : Count at both edges 1 1 : Do not set.	RW
CKEG1			RW
CCLR0	TRDi counter clear select bits	Set to 000b (disable clearing (free-running operation)) in complementary PWM mode.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. This setting is enabled when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. Set bits TCK2 to TCK0 and bits CKEG1 to CKEG0 in registers TRDCR0 and TRDCR1 to the same values.
3. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

Figure 16.127 Registers TRDCR0 to TRDCR1 in Complementary PWM Mode

Timer RD Status Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRAi register.	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRBi register.	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRCi register(3).	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRDi register(3).	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the TRDi register overflows.	RW
UDF	Underflow flag(1)	[Source for setting this bit to 0] Write 0 after read(2). [Source for setting this bit to 1] When the TRD1 register underflows.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:
1. Nothing is assigned to b5 in the TRDSR0 register. When writing to b5, write 0. When reading, the content is 1.
2. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit (this bit remains 1 even if it is set to 1 from 0 after reading, and writing 0).
   - This bit remains unchanged if 1 is written to it.
3. Including when the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 16.128 Registers TRDSR0 to TRDSR1 in Complementary PWM Mode

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF and UDF bits 1 : Enable interrupt (OVI) by the OVF and UDF bits	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.129 Registers TRDIER0 to TRDIER1 in Complementary PWM Mode

Timer RD Counter 0(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRD0	0147h-0146h	0000h

Function	Setting Range	RW
Set the dead time. Count a count source. Count operation is incremented or decremented. When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.

Timer RD Counter 1(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRD1	0157h-0156h	0000h

Function	Setting Range	RW
Select 0000h. Count a count source. Count operation is incremented or decremented. When an underflow occurs, the UDF bit in the TRDSR1 register is set to 1.	0000h to FFFFh	RW

NOTE:
1. Access the TRD1 register in 16-bit units. Do not access it in 8-bit units.

Figure 16.130 Registers TRD0 to TRD1 in Complementary PWM Mode

Timer RD General Registers Ai, Bi, C1, and Di (i = 0 or 1)(1, 2)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.46 TRDGRji Register Functions in Complementary PWM Mode**.	RW

NOTES:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.
2. The TRDGRC0 register is not used in complementary PWM mode.

Figure 16.131 Registers TRDGRAi, TRDGRBi, TRDGRC1, and TRDGRDi in Complementary PWM Mode

The following registers are disabled in the complementary PWM mode: TRDPMR, TRDOCR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 16.46 TRDGRji Register Functions in Complementary PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	–	General register. Set the PWM period at initialization. Setting range: Setting value or above in TRD0 register FFFFh - TRD0 register setting value or below Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	(Output inverted every half period of TRDIOC0 pin)
TRDGRB0	–	General register. Set the changing point of PWM1 output at initialization. Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOB0 TRDIOD0
TRDGRA1	–	General register. Set the changing point of PWM2 output at initialization. Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOA1 TRDIOC1
TRDGRB1	–	General register. Set the changing point of PWM3 output at initialization. Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Do not write to this register when the TSTART0 and TSTART1 bits in the TRDSTR register are set to 1 (count starts).	TRDIOB1 TRDIOD1
TRDGRC0	–	This register is not used in complementary PWM mode.	–
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of next PWM1 output. (Refer to **16.4.2 Buffer Operation.**) Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB0 register for initialization.	TRDIOB0 TRDIOD0
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of next PWM2 output. (Refer to **16.4.2 Buffer Operation.**) Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRA1 register for initialization.	TRDIOA1 TRDIOC1
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of next PWM3 output. (Refer to **16.4.2 Buffer Operation.**) Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB1 register for initialization.	TRDIOB1 TRDIOD1

BFC0, BFD0, BFC1, BFD1: Bits in TRDMR register

Since values cannot be written to the TRDGRB0, TRDGRA1, or TRDGRB1 register directly after count operation starts (prohibited item), use the TRDGRD0, TRDGRC1, or TRDGRD1 register as a buffer register. However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register).



Figure 16.132 Output Model of Complementary PWM Mode



Figure 16.133 Operating Example of Complementary PWM Mode

16.4.9.1 Transfer Timing from Buffer Register

- Transfer from the TRDGRD0, TRDGRC1, or TRDGRD1 register to the TRDGRB0, TRDGRA1, or TRDGRB1 register.
  When bits CMD1 to CMD0 in the TRDFCR register are set to 10b, the content is transferred when the TRD1 register underflows.
  When bits CMD1 to CMD0 are set to 11b, the content is transferred at compare match between registers TRD0 and TRDGRA0.

16.4.9.2 A/D Trigger Generation

Compare match between registers TRD0 and TRDGRA0 and TRD1 underflow can be used as the conversion start trigger of the A/D converter. The trigger is selected by bits ADEG and ADTRG in the TRDFCR register. Also, set the ADCAP bit in the ADCON0 register to 1 (starts by timer RD).

16.4.10 PWM3 Mode

In this mode, 2 PWM waveforms are output with the same period.
Figure 16.134 shows a Block Diagram of PWM3 Mode, and Table 16.47 lists the PWM3 Mode Specifications. Figures 16.135 to 16.144 show the Registers Associated with PWM3 Mode, and Figure 16.145 shows an Operating Example of PWM3 Mode.



Figure 16.134 Block Diagram of PWM3 Mode

Table 16.47 PWM3 Mode Specifications

Item	Specification
Count sources	f1, f2, f4, f8, f32, fOCO40M
Count operations	The TRD0 register is incremented (the TRD1 is not used).
PWM waveform	PWM period: 1/fk × (m+1) Active level width of TRDIOA0 output: 1/fk × (m-n) Active level width of TRDIOB0 output: 1/fk × (p-q) fk: Frequency of count source m: Value set in the TRDGRA0 register n: Value set in the TRDGRA1 register p: Value set in the TRDGRB0 register q: Value set in the TRDGRB1 register  (When “H” is selected as the active level)
Count start condition	1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	• 0 (count stops) is written to the TSTART0 bit in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. The PWM output pin holds output level before the count stops • When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at compare match with the TRDGRA0 register. The PWM output pin holds level after output change by compare match.
Interrupt request generation timing	• Compare match (The content of the TRDi register matches content of the TRDGRji register.) • The TRD0 register overflows
TRDIOA0, TRDIOB0 pin functions	PWM output
TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pin functions	Programmable I/O port
$\overline{\text{INT0}}$ pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INT0}}$ interrupt input
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Select functions	• Pulse output forced cutoff signal input (Refer to **16.4.4 Pulse Output Forced Cutoff.**) • Buffer Operation (Refer to **16.4.2 Buffer Operation.**) • Active level selectable by pin

i = 0 or 1, j = either A, B, C, or D

Timer RD Start Register(1)



Symbol	Address	After Reset
TRDSTR	0137h	11111100b

Bit Symbol	Bit Name	Function	RW
TSTART0	TRD0 count start flag(4)	0 : Count stops(2) 1 : Count starts	RW
TSTART1	TRD1 count start flag(5)	0 : Count stops(3) 1 : Count starts	RW
CSEL0	TRD0 count operation select bit	0 : Count stops at the compare match with the TRDGRA0 register 1 : Count continues after the compare match with the TRDGRA0 register	RW
CSEL1	TRD1 count operation select bit [this bit is not used in PWM3 mode]	0 : Count stops at the compare match with the TRDGRA1 register 1 : Count continues after the compare match with the TRDGRA1 register	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:

1. Set the TRDSTR register using the MOV instruction (do not use the bit handling instruction). Refer to **16.4.12.1 TRDSTR Register** of **Notes on Timer RD**.
2. When the CSEL0 bit is set to 1, write 0 to the TSTART0 bit.
3. When the CSEL1 bit is set to 1, write 0 to the TSTART1 bit.
4. When the CSEL0 bit is set to 0 and the compare match signal (TRDIOA0) is generated, this bit is set to 0 (count stops).
5. When the CSEL1 bit is set to 0 and the compare match signal (TRDIOA1) is generated, this bit is set to 0 (count stops).

Figure 16.135 TRDSTR Register in PWM3 Mode

Timer RD Mode Register



Symbol	Address	After Reset
TRDMR	0138h	00001110b

Bit Symbol	Bit Name	Function	RW
SYNC	Timer RD synchronous bit	Set this bit to 0 (TRD0 and TRD1 operate independently) in PWM3 mode.	RW
— (b3-b1)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
BFC0	TRDGRC0 register function select bit	0 : General register 1 : Buffer register of TRDGRA0 register	RW
BFD0	TRDGRD0 register function select bit	0 : General register 1 : Buffer register of TRDGRB0 register	RW
BFC1	TRDGRC1 register function select bit	0 : General register 1 : Buffer register of TRDGRA1 register	RW
BFD1	TRDGRD1 register function select bit	0 : General register 1 : Buffer register of TRDGRB1 register	RW

Figure 16.136 TRDMR Register in PWM3 Mode

Timer RD Function Control Register



Symbol	Address	After Reset
TRDFCR	013Ah	10000000b

Bit Symbol	Bit Name	Function	RW
CMD0	Combination mode select bits(1)	Set to 00b (timer mode, PWM mode, or PWM3 mode) in PWM3 mode.	RW
CMD1			RW
OLS0	Normal-phase output level select bit (enabled in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in PWM3 mode.	RW
OLS1	Counter-phase output level select bit (enabled in reset synchronous PWM mode or complementary PWM mode)	This bit is disabled in PWM3 mode.	RW
ADTRG	A/D trigger enable bit (enabled in complementary PWM mode)	This bit is disabled in PWM3 mode.	RW
ADEG	A/D trigger edge select bit (enabled in complementary PWM mode)	This bit is disabled in PWM3 mode.	RW
STCLK	External clock input select bit	Set this bit to 0 (external clock input disabled) in PWM3 mode.	RW
PWM3	PWM3 mode select bit(2)	Set this bit to 0 (PWM3 mode) in PWM3 mode.	RW

NOTES:
1. Set bits CMD1 to CMD0 when both the TSTART0 and TSTART1 bits are set to 0 (count stops).
2. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is enabled.

Figure 16.137 TRDFCR Register in PWM3 Mode

Timer RD Output Master Enable Register 1



Symbol	Address	After Reset
TRDOER1	013Bh	FFh

Bit Symbol	Bit Name	Function	RW
EA0	TRDIOA0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOA0 pin is used as a programmable I/O port.)	RW
EB0	TRDIOB0 output disable bit	0 : Enable output 1 : Disable output (The TRDIOB0 pin is used as a programmable I/O port.)	RW
EC0	TRDIOC0 output disable bit	Set these bits to 1 (programmable I/O port) in PWM3 mode.	RW
ED0	TRDIOD0 output disable bit		RW
EA1	TRDIOA1 output disable bit		RW
EB1	TRDIOB1 output disable bit		RW
EC1	TRDIOC1 output disable bit		RW
ED1	TRDIOD1 output disable bit		RW

Timer RD Output Master Enable Register 2



Symbol	Address	After Reset
TRDOER2	013Ch	01111111b

Bit Symbol	Bit Name	Function	RW
— (b6-b0)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—
PTO	$\overline{\text{INT0}}$ of pulse output forced cutoff signal input enabled bit(1)	0 : Pulse output forced cutoff input disabled 1 : Pulse output forced cutoff input enabled (All bits in the TRDOER1 register are set to 1 (disable output) when "L" is applied to the $\overline{\text{INT0}}$ pin.)	RW

NOTE:
1. Refer to **16.4.4 Pulse Output Forced Cutoff.**

Figure 16.138 Registers TRDOER1 to TRDOER2 in PWM3 Mode

Timer RD Output Control Register(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
TRDOCR	013Dh	00h

Bit Symbol	Bit Name	Function	RW
TOA0	TRDIOA0 output level select bit(2)	0 : Active level “H”, initial output “L”, output “H” at compare match with the TRDGRA1register, output “L” at compare match with the TRDGRA0 register 1 : Active level “L”, initial output “H”, output “L” at compare match with the TRDGRA1register, output “H” at compare match with the TRDGRA0 register	RW
TOB0	TRDIOB0 output level select bit(2)	0 : Active level “H”, initial output “L”, output “H” at compare match with the TRDGRB1register, output “L” at compare match with the TRDGRB0 register 1 : Active level “L”, initial output “H”, output “L” at compare match with the TRDGRB1register, output “H” at compare match with the TRDGRB0 register	RW
TOC0	TRDIOC0 initial output level select bit	These bits are disabled in PWM3 mode.	RW
TOD0	TRDIOD0 initial output level select bit		RW
TOA1	TRDIOA1 initial output level select bit		RW
TOB1	TRDIOB1 initial output level select bit		RW
TOC1	TRDIOC1 initial output level select bit		RW
TOD1	TRDIOD1 initial output level select bit		RW

NOTES:
1. Write to the TRDOCR register when both bits TSTART0 and TSTART1 in the TRDSTR register are set to 0 (count stops).
2. If the pin function is set for waveform output (refer to **Tables 16.26** and **16.27**), the initial output level is output when the TRDOCR register is set.

Figure 16.139 TRDOCR Register in PWM3 Mode

Timer RD Control Register 0(2)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1					

Symbol	Address	After Reset
TRDCR0	0140h	00h

Bit Symbol	Bit Name	Function	RW
TCK0	Count source select bits	b2 b1b0 0 0 0 : f1 0 0 1 : f2 0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : Do not set. 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
TCK1			RW
TCK2			RW
CKEG0	External clock edge select bits(1)	These bits are disabled in PWM3 mode.	RW
CKEG1			RW
CCLR0	TRD0 counter clear select bits	Set to 001b (the TRD0 register cleared at compare match with TRDGRA0 register) in PWM3 mode.	RW
CCLR1			RW
CCLR2			RW

NOTES:
1. Bits CKEG1 to CKEG0 are enabled when bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
2. The TRDCR1 register is not used in PWM3 mode.

Figure 16.140 TRDCR0 Register in PWM3 Mode

Timer RD Status Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDSR0	0143h	11100000b
TRDSR1	0153h	11000000b

Bit Symbol	Bit Name	Function	RW
IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRAi register.	RW
IMFB	Input capture/compare match flag B	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRBi register.	RW
IMFC	Input capture/compare match flag C	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRCi register(2).	RW
IMFD	Input capture/compare match flag D	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] When the value in the TRDi register matches with the value in the TRDGRDi register(2).	RW
OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read(1). [Source for setting this bit to 1] When the TRDi register overflows.	RW
UDF	Underflow flag(1)	This bit is disabled in PWM3 mode.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

NOTES:

1. The writing results are as follows:
   - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
   - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit (this bit remains 1 even if it is set to 1 from 0 after reading, and writing 0).
   - This bit remains unchanged if 1 is written to it.
2. Including when the BFji (j = C or D) bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).

Figure 16.141 Registers TRDSR0 to TRDSR1 in PWM3 Mode

Timer RD Interrupt Enable Register i (i = 0 or 1)



Symbol	Address	After Reset
TRDIER0	0144h	11100000b
TRDIER1	0154h	11100000b

Bit Symbol	Bit Name	Function	RW
IMIEA	Input capture/compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
IMIEB	Input capture/compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
IMIEC	Input capture/compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
IMIED	Input capture/compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
OVIE	Overflow /underflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW
— (b7-b5)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		—

Figure 16.142 Registers TRDIER0 to TRDIER1 in PWM3 Mode

Timer RD Counter 0(1, 2)



Symbol	Address	After Reset
TRD0	0147h-0146h	0000h

Function	Setting Range	RW
Count a count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.	0000h to FFFFh	RW

NOTES:
1. Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.
2. The TRD1 register is not used in PWM3 mode.

Figure 16.143 TRD0 Register in PWM3 Mode

Timer RD General Registers Ai, Bi, Ci, and Di (i = 0 or 1)(1)

(b15) (b8) b7 b0 b7 b0

Symbol	Address	After Reset
TRDGRA0	0149h-0148h	FFFFh
TRDGRB0	014Bh-014Ah	FFFFh
TRDGRC0	014Dh-014Ch	FFFFh
TRDGRD0	014Fh-014Eh	FFFFh
TRDGRA1	0159h-0158h	FFFFh
TRDGRB1	015Bh-015Ah	FFFFh
TRDGRC1	015Dh-015Ch	FFFFh
TRDGRD1	015Fh-015Eh	FFFFh

Function	RW
Refer to **Table 16.48 TRDGRji Register Functions in PWM3 Mode.**	RW

NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

Figure 16.144 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in PWM3 Mode

The following registers are disabled in the PWM3 mode function: TRDPMR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1.

Table 16.48 TRDGRji Register Functions in PWM3 Mode

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	–	General register. Set the PWM period. Setting range: Value set in TRDGRA1 register or above	TRDIOA0
TRDGRA1		General register. Set the changing point (the active level timing) of PWM output. Setting range: Value set in TRDGRA0 register or below	
TRDGRB0		General register. Set the changing point (the timing that returns to initial output level) of PWM output. Setting range: Value set in TRDGRB1 register or above Value set in TRDGRA0 register or below	TRDIOB0
TRDGRB1		General register. Set the changing point (active level timing) of PWM output. Setting range: Value set in TRDGRB0 register or below	
TRDGRC0	BFC0 = 0	(These registers is not used in PWM3 mode.)	–
TRDGRC1	BFC1 = 0		
TRDGRD0	BFD0 = 0		
TRDGRD1	BFD1 = 0		
TRDGRC0	BFC0 = 1	Buffer register. Set the next PWM period. (Refer to **16.4.2 Buffer Operation**.) Setting range: Value set in TRDGRC1 register or above	TRDIOA0
TRDGRC1	BFC1 = 1	Buffer register. Set the changing point of next PWM output. (Refer to **16.4.2 Buffer Operation**.) Setting range: Value set in TRDGRC0 register or below	
TRDGRD0	BFD0 = 1	Buffer register. Set the changing point of next PWM output. (Refer to **16.4.2 Buffer Operation**.) Setting range: Value set in TRDGRD1 register or above, setting value or below in TRDGRC0 register.	TRDIOB0
TRDGRD1	BFD1 = 1	Buffer register. Set the changing point of next PWM output. (Refer to **16.4.2 Buffer Operation**.) Setting range: Value set in TRDGRD0 register or below	

BFC0, BFD0, BFC1, BFD1: Bits in TRDMR register

Registers TRDGRC0, TRDGRC1, TRDGRD0, and TRDGRD1 are not used in PWM3 mode. To use them as buffer registers, set bits BFC0, BFC1, BFD0, and BFD1 to 0 (general register) and write a value to the TRDGRC0, TRDGRC1, TRDGRD0, or TRDGRD1 register. After this, bits BFC0, BFC1, BFD0, and BFD1 may be set to 1 (buffer register).



Figure 16.145 Operating Example of PWM3 Mode

16.4.11 Timer RD Interrupt

Timer RD generates the timer RD interrupt request based on 6 sources for each channel. The timer RD interrupt has 1 TRDiIC register (bits IR, and ILVL0 to ILVL2), and 1 vector for each channel. Table 16.49 lists the Registers Associated with Timer RD Interrupt, and Figure 16.146 shows a Block Diagram of Timer RD Interrupt.

Table 16.49 Registers Associated with Timer RD Interrupt

	Timer RD Status Register	Timer RD Interrupt Enable Register	Timer RD Interrupt Control Register
Channel 0	TRDSR0	TRDIER0	TRD0IC
Channel 1	TRDSR1	TRDIER1	TRD1IC



Figure 16.146 Block Diagram of Timer RD Interrupt

As with other maskable interrupts, the timer RD interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the TRDSRi register corresponding to bits set to 1 in the TRDIERi register are set to 1 (enable interrupt), the IR bit in the TRDiIC register is set to 1 (interrupt requested).
- When either bits in the TRDSRi register or bits in the TRDIERi register corresponding to bits in the TRDSRi register, or both of them, are set to 0, the IR bit is set to 0 (interrupt not requested). Therefore, even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be maintained.
- When the conditions of other request sources are met, the IR bit remains 1.
- When multiple bits in the TRDIERi register are set to 1, which request source causes an interrupt is determined by the TRDSRi register.
- Since each bit in the TRDSRi register is not automatically set to 0 even if the interrupt is acknowledged, set each bit to 0 in the interrupt routine. For information on how to set these bits to 0, refer to the descriptions of the registers used in the different modes (**Figures 16.77, 16.92, 16.105, 16.117, 16.128, and 16.141**).

Refer to **Registers TRDSR0 to TRDSR1 in each mode (Figures 16.77, 16.92, 16.105, 16.117, 16.128, and 16.141)** for the TRDSRi register. Refer to **Registers TRDIER0 to TRDIER1 in each mode (Figures 16.78, 16.93, 16.106, 16.118, 16.129, and 16.142)** for the TRDIERi register.
Refer to **12.1.6 Interrupt Control** for information on the TRDiIC register and **12.1.5.2 Relocatable Vector Tables** for the interrupt vectors.

16.4.12 Notes on Timer RD

16.4.12.1 TRDSTR Register

- Set the TRDSTR register using the MOV instruction.

- When the CSELi (i = 0 to 1) is set to 0 (the count stops at compare match of registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.
- Therefore, set the TSTARTi bit to 0 to change other bits without changing the TSTARTi bit when the CSELi bit is se to 0.
- To stop counting by a program, set the TSTARTi bit after setting the CSELi bit to 1. Although the CSELi bit is set to 1 and the TSTARTi bit is set to 0 at the same time (with 1 instruction), the count cannot be stopped.
- Table 16.50 lists the TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops to use the TRDIOji (j = A, B, C, or D) pin with the timer RD output.

Table 16.50 TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops

Count Stop	TRDIOji Pin Output when Count Stops
When the CSELi bit is set to 1, set the TSTARTi bit to 0 and the count stops.	Hold the output level immediately before the count stops.
When the CSELi bit is set to 0, the count stops at compare match of registers TRDi and TRDGRAi.	Hold the output level after output changes by compare match.

16.4.12.2 TRDi Register (i = 0 or 1)

- When writing the value to the TRDi register by a program while the TSTARTi bit in the TRDSTR register is set to 1 (count starts), avoid overlapping with the timing for setting the TRDi register to 0000h, and then write. If the timing for setting the TRDi register to 0000h overlaps with the timing for writing the value to the TRDi register, the value is not written and the TRDi register is set to 0000h.
  These precautions are applicable when selecting the following by bits CCLR2 to CCLR0 in the TRDCRi register.
  - 001b (Clear by the TRDi register at compare match with the TRDGRAi register.)
  - 010b (Clear by the TRDi register at compare match with the TRDGRBi register.)
  - 011b (Synchronous clear)
  - 101b (Clear by the TRDi register at compare match with the TRDGRCi register.)
  - 110b (Clear by the TRDi register at compare match with the TRDGRDi register.)

- When writing the value to the TRDi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

```
Program example     MOV.W   #XXXXh, TRD0    ;Writing
                    JMP.B   L1              ;JMP.B
                L1: MOV.W   TRD0,DATA       ;Reading
```

16.4.12.3 TRDSRi Register (i = 0 or 1)

When writing the value to the TRDSRi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

```
Program example     MOV.B   #XXh, TRDSR0    ;Writing
                    JMP.B   L1              ;JMP.B
                L1: MOV.B   TRDSR0,DATA     ;Reading
```

16.4.12.4 Count Source Switch

- Switch the count source after the count stops.

Change procedure
(1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
(2) Change bits TCK2 to TCK0 in the TRDCRi register.

- When changing the count source from fOCO40M to another source and stopping fOCO40M, wait 2 cycles of f1 or more after setting the clock switch, and then stop fOCO40M.

Change procedure
(1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
(2) Change bits TCK2 to TCK0 in the TRDCRi register.
(3) Wait 2 or more cycles of f1.
(4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator stops).

16.4.12.5 Input Capture Function

- Set the pulse width of the input capture signal to 3 or more cycles of the timer RD operation clock (refer to **Table 16.25 Timer RD Operation Clocks**).
- The value in the TRDi register is transferred to the TRDGRji register 2 to 3 cycles of the timer RD operation clock after the input capture signal is applied to the TRDIOji pin (i = 0 or 1, j = either A, B, C, or D) (no digital filter).

16.4.12.6 Reset Synchronous PWM Mode

- When reset synchronous PWM mode is used for motor control, make sure OLS0 = OLS1.
- Set to reset synchronous PWM mode by the following procedure:

Change procedure
(1) Set the TSTART0 bit in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
(3) Set bits CMD1 to CMD0 to 01b (reset synchronous PWM mode).
(4) Set the other registers associated with timer RD again.

16.4.12.7 Complementary PWM Mode

- When complementary PWM mode is used for motor control, make sure OLS0 = OLS1.
- Change bits CMD1 to CMD0 in the TRDFCR register in the following procedure.

Change procedure: When setting to complementary PWM mode (including re-set), or changing the transfer timing from the buffer register to the general register in complementary PWM mode.
(1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
(3) Set bits CMD1 to CMD0 to 10b or 11b (complementary PWM mode).
(4) Set the registers associated with other timer RD again.

Change procedure: When stopping complementary PWM mode
(1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD to 00b (timer mode, PWM mode, and PWM3 mode).

- Do not write to TRDGRA0, TRDGRB0, TRDGRA1, or TRDGRB1 register during operation.
  When changing the PWM waveform, transfer the values written to registers TRDGRD0, TRDGRC1, and TRDGRD1 to registers TRDGRB0, TRDGRA1, and TRDGRB1 using the buffer operation.
  However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register).
  The PWM period cannot be changed.

- If the value in the TRDGRA0 register is assumed to be m, the TRD0 register counts m-1, m, m+1, m, m-1, in that order, when changing from increment to decrement operation.

  When changing from m to m+1, the IMFA bit is set to 1. Also, bits CMD1 to CMD0 in the TRDFCR register are set to 11b (complementary PWM mode, buffer data transferred at compare match between registers TRD0 and TRDGRA0), the content in the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

  During m+1, m, and m-1 operation, the IMFA bit remains unchanged and data are not transferred to registers such as the TRDGRA0 register.



Figure 16.147 Operation at Compare Match between Registers TRD0 and TRDGRA0 in Complementary PWM Mode

- The TRD1 register counts 1, 0, FFFFh, 0, 1, in that order, when changing from decrement to increment operation.

  The UDF bit is set to 1 when changing between 1, 0, and FFFFh operation. Also, when bits CMD1 to CMD0 in the TRDFCR register are set to 10b (complementary PWM mode, buffer data transferred at underflow in the TRD1 register), the content in the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1). During FFFFh, 0, 1 operation, data are not transferred to registers such as the TRDGRB0 register. Also, at this time, the OVF bit remains unchanged.



Figure 16.148 Operation when TRD1 Register Underflows in Complementary PWM Mode

- Select with bits CMD1 to CMD0 the timing of data transfer from the buffer register to the general register. However, transfer takes place with the following timing in spite of the value of bits CMD1 to CMD0 in the following cases:

  Value in buffer register ≥ value in TRDGRA0 register:
  Transfer take place at underflow of the TRD1 register.
  After this, when the buffer register is set to 0001h or above and a smaller value than the value of the TRDGRA0 register, and the TRD1 register underflows for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.



Figure 16.149 Operation when Value in Buffer Register ≥ Value in TRDGRA0 Register in Complementary PWM Mode

When the value in the buffer register is set to 0000h:
Transfer takes place at compare match between registers TRD0 and TRDGRA0.
After this, when the buffer register is set to 0001h or above and a smaller value than the value of the TRDGRA0 register, and a compare match occurs between registers TRD0 and TRDGRA0 for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.



The above applies under the following conditions:
- Bits CMD1 to CMD0 in the TRDFCR register are set to 10b (data in the buffer register is transferred at underflow of the TRD1 register in PWM mode).
- Both the OLS0 and OLS1 bits in the TRDFCR register are set to 1 (active “H” for normal-phase and counter-phase).

Figure 16.150 Operation when Value in Buffer Register Is Set to 0000h in Complementary PWM Mode

16.4.12.8 Count Source fOCO40M

- The count source fOCO40M can be used with supply voltage VCC = 3.0 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in registers TRDCR0 and TRDCR to 110b (select fOCO40M as the count source).

17. Serial Interface

The serial interface consists of two channels (UART0 or UART2). Each UARTi (i = 0 or 2) has an exclusive timer to generate the transfer clock and operates independently.
Figure 17.1 shows a UARTi (i = 0 or 2) Block Diagram. Figure 17.2 shows a UARTi Transmit/Receive Unit.
UARTi has two modes: clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode).
Figures 17.3 to 17.5 show the Registers Associated with UARTi, and Figure 17.6 shows the PINSR1 Register.



Figure 17.1 UARTi (i = 0 or 2) Block Diagram



Figure 17.2 UARTi Transmit/Receive Unit

UARTi Transmit/Receive Mode Register (i = 0 or 2)



Symbol	Address	After Reset
U0MR	00A0h	00h
U2MR	0160h	00h

Bit Symbol	Bit Name	Function	RW
SMD0	Serial I/O mode select bits	b2 b1 b0 0 0 0 : Serial interface disabled 0 0 1 : Clock synchronous serial I/O mode 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long 1 1 0 : UART mode transfer data 9 bits long Other than above : Do not set.	RW
SMD1			RW
SMD2			RW
CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	RW
STPS	Stop bit length select bit	0 : 1 stop bit 1 : 2 stop bits	RW
PRY	Odd/even parity select bit	Enable when PRYE = 1 0 : Odd parity 1 : Even parity	RW
PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
— (b7)	Reserved bit	Set to 0.	RW

UARTi Bit Rate Register (i = 0 or 2)(1, 2, 3)



Symbol	Address	After Reset
U0BRG	00A1h	Undefined
U2BRG	0161h	Undefined

Function	Setting Range	RW
Assuming the set value is n, UiBRG divides the count source by n+1	00h to FFh	WO

NOTES:
1. Write to this register while the serial I/O is neither transmitting nor receiving.
2. Use the MOV instruction to write to this register.
3. After setting the CLK0 to CLK1 bits of the UiC0 register, write to the UiBRG register.

Figure 17.3 Registers U0MR, U2MR and U0BRG, U2BRG

UARTi Transmit Buffer Register (i = 0 or 2)(1, 2)



Symbol	Address	After Reset
U0TB	00A3h-00A2h	Undefined
U2TB	0163h-0162h	Undefined

Function		RW
— (b8-b0)	Transmit data	WO
— (b15-b9)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.	—

NOTES:
1. When the transfer data length is 9 bits, write data to high byte first, then low byte.
2. Use the MOV instruction to write to this register.

UARTi Transmit/Receive Control Register 0 (i = 0 or 2)



Symbol	Address	After Reset
U0C0	00A4h	00001000b
U2C0	0164h	00001000b

Bit Symbol	Bit Name	Function	RW
CLK0	BRG count source select bits(1)	b1 b0 0 0 : Selects f1 0 1 : Selects f8 1 0 : Selects f32 1 1 : Do not set.	RW
CLK1			RW
— (b2)	Reserved bit	Set to 0.	RW
TXEPT	Transmit register empty flag	0 : Data in transmit register (during transmit) 1 : No data in transmit register (transmit completed)	RO
— (b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—
NCH	Data output select bit	0 : TXDi pin is for CMOS output 1 : TXDi pin is for N-channel open-drain output	RW
CKPOL	CLK polarity select bit	0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge	RW
UFORM	Transfer format select bit	0 : LSB first 1 : MSB first	RW

NOTE:
1. If the BRG count source is switched, set the UiBRG register again.

Figure 17.4 Registers U0TB, U2TB and U0C0, U2C0

UARTi Transmit/Receive Control Register 1 (i = 0 or 2)



Symbol	Address	After Reset
U0C1	00A5h	00000010b
U2C1	0165h	00000010b

Bit Symbol	Bit Name	Function	RW
TE	Transmit enable bit	0 : Disables transmission 1 : Enables transmission	RW
TI	Transmit buffer empty flag	0 : Data in UiTB register 1 : No data in UiTB register	RO
RE	Receive enable bit	0 : Disables reception 1 : Enables reception	RW
RI	Receive complete flag(1)	0 : No data in UiRB register 1 : Data in UiRB register	RO
UiIRS	UARTi transmit interrupt cause select bit	0 : Transmission buffer empty (TI=1) 1 : Transmission completed (TXEPT=1)	RW
UiRRM	UARTi continuous receive mode enable bit(2)	0 : Disables continuous receive mode 1 : Enables continuous receive mode	RW
— (b6)	Reserved bit	Set to 0.	RW
— (b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTES:
1. The RI bit is set to 0 when the higher byte of the UiRB register is read out.
2. Set the UiRRM bit to 0 (disables continuous receive mode) in UART mode.

UARTi Receive Buffer Register (i = 0 or 2)(1)



Symbol	Address	After Reset
U0RB	00A7h-00A6h	Undefined
U2RB	0167h-0166h	Undefined

Bit Symbol	Bit Name	Function	RW
— (b7-b0)	—	Receive data (D7 to D0)	RO
— (b8)	—	Receive data (D8)	RO
— (b11-b9)	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.		—
OER	Overrun error flag(2)	0 : No overrun error 1 : Overrun error	RO
FER	Framing error flag(2)	0 : No framing error 1 : Framing error	RO
PER	Parity error flag(2)	0 : No parity error 1 : Parity error	RO
SUM	Error sum flag(2)	0 : No error 1 : Error	RO

NOTES:
1. Read out the UiRB register in 16-bit units.
2. Bits SUM, PER, FER, and OER are set to 0 (no error) when bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (receive disabled). The SUM bit is set to 0 (no error) when bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 even when the higher byte of the UiRB register is read out.
   Also, bits PER and FER are set to 0 when reading the high-order byte of the UiRB register.

Figure 17.5 Registers U0C1, U2C1 and U0RB, U2RB

Pin Select Register 1

b7 b0

Symbol	Address	After Reset
PINSR1	00F5h	Undefined

Function	RW
Set to “70h” when using UART2. Do not set values other than “70h”. When read, its content is undefined.	WO

Figure 17.6 PINSR1 Register

17.1 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock.
Table 17.1 lists the Clock Synchronous Serial I/O Mode Specifications. Table 17.2 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Table 17.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	• Transfer data length: 8 bits
Transfer clocks	• CKDIR bit in UiMR register is set to 0 (internal clock): fi/(2(n+1)) fi = f1, f8, f32 n = value set in UiBRG register: 00h to FFh • The CKDIR bit is set to 1 (external clock): input from CLKi pin
Transmit start conditions	• Before transmission starts, the following requirements must be met(1) - The TE bit in the UiC1 register is set to 1 (transmission enabled) - The TI bit in the UiC1 register is set to 0 (data in the UiTB register)
Receive start conditions	• Before reception starts, the following requirements must be met(1) - The RE bit in the UiC1 register is set to 1 (reception enabled) - The TE bit in the UiC1 register is set to 1 (transmission enabled) - The TI bit in the UiC1 register is set to 0 (data in the UiTB register)
Interrupt request generation timing	• When transmitting, one of the following conditions can be selected - The UiIRS bit is set to 0 (transmit buffer empty): When transferring data from the UiTB register to UARTi transmit register (when transmission starts). - The UiIRS bit is set to 1 (transmission completes): When completing data transmission from UARTi transmit register. • When receiving When data transfer from the UARTi receive register to the UiRB register (when reception completes).
Error detection	• Overrun error(2) This error occurs if the serial interface starts receiving the next data item before reading the UiRB register and receives the 7th bit of the next data.
Select functions	• CLK polarity selection Transfer data input/output can be selected to occur synchronously with the rising or the falling edge of the transfer clock. • LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. • Continuous receive mode selection Receive is enabled immediately by reading the UiRB register.

i = 0 or 2
NOTES:
1. If an external clock is selected, ensure that the external clock is “H” when the CKPOL bit in the UiC0 register is set to 0 (transmit data output at falling edge and receive data input at rising edge of transfer clock), and that the external clock is “L” when the CKPOL bit is set to 1 (transmit data output at rising edge and receive data input at falling edge of transfer clock).
2. If an overrun error occurs, the receive data (b0 to b8) of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 17.2 Registers Used and Settings in Clock Synchronous Serial I/O Mode(1)

Register	Bit	Function
UiTB	0 to 7	Set data transmission
UiRB	0 to 7	Data reception can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to 001b
	CKDIR	Select the internal clock or external clock
UiC0	CLK1 to CLK0	Select the count source in the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	UiIRS	Select the UARTi transmit interrupt source
	UiRRM	Set this bit to 1 to use continuous receive mode

i = 0 or 2

NOTE:

1. Set bits which are not in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 17.3 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode. The TXDi pin outputs “H” level between the operating mode selection of UARTi (i = 0 or 2) and transfer start. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in a high-impedance state.)

Table 17.3 I/O Pin Functions in Clock Synchronous Serial I/O Mode

Pin Name	Function	Selection Method
TXD0 (P1_4)	Output serial data	(Outputs dummy data when performing reception only)
RXD0 (P1_5)	Input serial data	PD1_5 bit in PD1 register = 0 (P1_5 can be used as an input port when performing transmission only)
CLK0 (P1_6)	Output transfer clock	CKDIR bit in U0MR register = 0
	Input transfer clock	CKDIR bit in U0MR register = 1 PD1_6 bit in PD1 register = 0
TXD2 (P0_1)	Output serial data	(Outputs dummy data when performing reception only)
RXD2 (P0_2)	Input serial data	PD0_2 bit in PD0 register = 0 (P0_2 can be used as an input port when performing transmission only)
CLK2 (P0_3)	Output transfer clock	CKDIR bit in U2MR register = 0
	Input transfer clock	CKDIR bit in U2MR register = 1 PD0_3 bit in PD0 register = 0

• Example of transmit timing (when internal clock is selected)



TC=TCLK=2(n+1)/fi
fi: Frequency of UiBRG count source (f1, f8, f32)
n: Setting value to UiBRG register

The above applies under the following settings:
- CKDIR bit in UiMR register = 0 (internal clock)
- CKPOL bit in UiC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfer clock)
- UiIRS bit in UiC1 register = 0 (an interrupt request is generated when the transmit buffer is empty)

• Example of receive timing (when external clock is selected)



The above applies under the following settings:
- CKDIR bit in UiMR register = 1 (external clock)
- CKPOL bit in UiC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfer clock)

The following conditions are met when “H” is applied to the CLKi pin before receiving data:
- TE bit in UiC1 register = 1 (enables transmit)
- RE bit in UiC1 register = 1 (enables receive)
- Write dummy data to the UiTB register

fEXT: Frequency of external clock

i = 0 or 2

Figure 17.7 Transmit and Receive Timing Example in Clock Synchronous Serial I/O Mode

17.1.1 Polarity Select Function

Figure 17.8 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 2) register to select the transfer clock polarity.



Figure 17.8 Transfer Clock Polarity

17.1.2 LSB First/MSB First Select Function

Figure 17.9 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 or 2) register to select the transfer format.



Figure 17.9 Transfer Format

17.1.3 Continuous Receive Mode

Continuous receive mode is selected by setting the UiRRM (i = 0 or 2) bit in the UiC1 register to 1 (enables continuous receive mode). In this mode, reading the UiRB register sets the TI bit in the UiC1 register to 0 (data in the UiTB register). When the UiRRM bit is set to 1, do not write dummy data to the UiTB register by a program.

17.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows data transmission and reception after setting the desired bit rate and transfer data format. Table 17.4 lists the UART Mode Specifications. Table 17.5 lists the Registers Used and Settings for UART Mode.

Table 17.4 UART Mode Specifications

Item	Specification
Transfer data formats	• Character bit (transfer data): Selectable among 7, 8 or 9 bits • Start bit: 1 bit • Parity bit: Selectable among odd, even, or none • Stop bit: Selectable among 1 or 2 bits
Transfer clocks	• CKDIR bit in UiMR register is set to 0 (internal clock): fj/(16(n+1)) fj = f1, f8, f32 n = value set in UiBRG register: 00h to FFh • CKDIR bit is set to 1 (external clock): fEXT/(16(n+1)) fEXT: Input from CLKi pin, n = value set in UiBRG register: 00h to FFh
Transmit start conditions	• Before transmission starts, the following are required - TE bit in UiC1 register is set to 1 (transmission enabled) - TI bit in UiC1 register is set to 0 (data in UiTB register)
Receive start conditions	• Before reception starts, the following are required - RE bit in UiC1 register is set to 1 (reception enabled) - Start bit detected
Interrupt request generation timing	• When transmitting, one of the following conditions can be selected - UiIRS bit is set to 0 (transmit buffer empty): When transferring data from the UiTB register to UARTi transmit register (when transmission starts). - UiIRS bit is set to 1 (transfer ends): When serial interfac.e completes transmitting data from the UARTi transmit register • When receiving When transferring data from the UARTi receive register to UiRB register (when reception ends).
Error detection	• Overrun error(1) This error occurs if the serial interface starts receiving the next data item before reading the UiRB register and receive the bit preceding the final stop bit of the next data item. • Framing error This error occurs when the set number of stop bits is not detected. • Parity error This error occurs when parity is enabled, and the number of 1's in parity and character bits do not match the number of 1's set. • Error sum flag This flag is set is set to 1 when an overrun, framing, or parity error is generated.

i = 0 or 2

NOTE:

1. If an overrun error occurs, the receive data (b0 to b8) of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 17.5 Registers Used and Settings for UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmit data(1)
UiRB	0 to 8	Receive data can be read(1, 2)
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long Set to 101b when transfer data is 8 bits long Set to 110b when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode
	CKPOL	Set to 0
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set to 0 when transfer data is 7 or 9 bits long.
UiC1	TE	Set to 1 to enable transmit
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable receive
	RI	Receive complete flag
	UiIRS	Select the source of UARTi transmit interrupt
	UiRRM	Set to 0

i = 0 or 2

NOTES:

1. The bits used for transmit/receive data are as follows: Bits 0 to 6 when transfer data is 7 bits long; bits 0 to 7 when transfer data is 8 bits long; bits 0 to 8 when transfer data is 9 bits long.
2. The following bits are undefined: Bits 7 and 8 when transfer data is 7 bits long; bit 8 when transfer data is 8 bits long.

Table 17.6 lists the I/O Pin Functions in UART Mode. After the UARTi (i = 0 or 2) operating mode is selected, the TXDi pin outputs “H” level. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in a high-impedance state) until transfer starts.)

Table 17.6 I/O Pin Functions in UART Mode

Pin name	Function	Selection Method
TXD0 (P1_4)	Output serial data	(Cannot be used as a port when performing reception only)
RXD0 (P1_5)	Input serial data	PD1_5 bit in PD1 register = 0 (P1_5 can be used as an input port when performing transmission only)
CLK0 (P1_6)	Programmable I/O Port	CKDIR bit in U0MR register = 0
	Input transfer clock	CKDIR bit in U0MR register = 1 PD1_6 bit in PD1 register = 0
TXD2 (P0_1)	Output serial data	(Cannot be used as a port when performing reception only)
RXD2 (P0_2)	Input serial data	PD0_2 bit in PD0 register = 0 (P0_2 can be used as an input port when performing transmission only)
CLK2 (P0_3)	Programmable I/O Port	CKDIR bit in U2MR register = 0
	Input transfer clock	CKDIR bit in U2MR register = 1 PD0_3 bit in PD0 register = 0

• Transmit timing when transfer data is 8 bits long (parity enabled, 1 stop bit)



The above timing diagram applies under the following conditions:
- PRYE bit in UiMR register = 1 (parity enabled)
- STPS bit in UiMR register = 0 (1 stop bit)
- UiIRS bit in UiC1 register = 1 (an interrupt request is generated when transmit completes)

TC=16 (n + 1) / fj or 16 (n + 1) / fEXT
fj: Frequency of UiBRG count source (f1, f8, f32)
fEXT: Frequency of UiBRG count source (external clock)
n: Setting value to UiBRG register
i = 0 or 2

• Transmit timing when transfer data is 9 bits long (parity disabled, 2 stop bits)



The above timing diagram applies under the following conditions:
- PRYE bit in UiMR register = 0 (parity disabled)
- STPS bit in UiMR register = 1 (2 stop bits)
- UiIRS bit in UiC1 register = 0 (an interrupt request is generated when transmit buffer is empty)

TC=16 (n + 1) / fj or 16 (n + 1) / fEXT
fj: Frequency of UiBRG count source (f1, f8, f32)
fEXT: Frequency of UiBRG count source (external clock)
n: Setting value to UiBRG register
i = 0 or 2

Figure 17.10 Transmit Timing in UART Mode

• Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit)



The above timing diagram applies when the register bits are set as follows:
- UiMR register PRYE bit = 0 (parity disabled)
- UiMR register STPS bit = 0 (1 stop bit)

i = 0 or 2

Figure 17.11 Receive Timing Example in UART Mode

17.2.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the UiBRG (i = 0 or 2) register.
Figure 17.12 shows the Calculation Formula of UiBRG (i = 0 or 2) Register Setting Value. Table 17.7 lists the Bit Rate Setting Example in UART Mode (Internal Clock Selected).

UART mode

• Internal clock selected

$$\text{UiBRG register setting value} = \frac{fj}{\text{Bit Rate} \times 16} - 1$$

Fj: Count source frequency of the UiBRG register (f1, f8, or f32)

• External clock selected

$$\text{UiBRG register setting value} = \frac{fEXT}{\text{Bit Rate} \times 16} - 1$$

fEXT: Count source frequency of the UiBRG register (external clock)

i = 0 or 2

Figure 17.12 Calculation Formula of UiBRG (i = 0 or 2) Register Setting Value

Table 17.7 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

Bit Rate (bps)	UiBRG Count Source	System Clock = 20 MHz			System Clock = 18.432 MHz(1)			System Clock = 8 MHz		
		UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	–	–	–

i = 0 to 1

NOTES:

1. For the high-speed on-chip oscillator, the correction value in the FRA7 register should be written into the FRA1 register.
   This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to **22. Electrical Characteristics**.

17.3 Notes on Serial Interface

- When reading data from the UiRB (i = 0 or 2) register either in the clock synchronous serial I/O mode or in the clock asynchronous serial I/O mode. Ensure the data is read in 16-bit units. When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0. To check receive errors, read the UiRB register and then use the read data.

Example (when reading receive buffer register):

```
MOV.W    00A6H,R0    ; Read the U0RB register
```

- When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first then the low-order byte, in 8-bit units.

Example (when reading transmit buffer register):

```
MOV.B    #XXH,00A3H  ; Write the high-order byte of U0TB register
MOV.B    #XXH,00A2H  ; Write the low-order byte of U0TB register
```

18. Hardware LIN

The hardware LIN performs LIN communication in cooperation with timer RA and UART0.

18.1 Features

The hardware LIN has the features listed below.
Figure 18.1 shows a Block Diagram of Hardware LIN.

Master mode
- Generates Synch Break
- Detects bus collision

Slave mode
- Detects Synch Break
- Measures Synch Field
- Controls Synch Break and Synch Field signal inputs to UART0
- Detects bus collision

NOTE:
1.The WakeUp function is detected by INT1.



Figure 18.1 Block Diagram of Hardware LIN

18.2 Input/Output Pins

The pin configuration of the hardware LIN is listed in Table 18.1.

Table 18.1 Pin Configuration

Name	Abbreviation	Input/Output	Function
Receive data input	RXD0	Input	Receive data input pin of the hardware LIN
Transmit data output	TXD0	Output	Transmit data output pin of the hardware LIN

18.3 Register Configuration

The hardware LIN contains the registers listed below.
These registers are detailed in Figures 18.2 and 18.3.

- LIN Control Register 2 (LINCR2)
- LIN Control Register (LINCR)
- LIN Status Register (LINST)

LIN Control Register 2



Symbol	Address	After Reset
LINCR2	0105h	00h

Bit Symbol	Bit Name	Function	RW
BCE	Bus collision during Sync Break transmission detection enable bit	0 : Disables bus collision detection 1 : Enables bus collision detection	RW
— (b2-b1)	Reserved bits	Set to 0.	RW
— (b7-b3)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

LIN Control Register



Symbol	Address	After Reset
LINCR	0106h	00h

Bit Symbol	Bit Name	Function	RW
SFIE	Synch Field measurement-completed interrupt enable bit	0 : Disables Synch Field measurement-completed interrupt 1 : Enables Synch Field measurement-completed interrupt	RW
SBIE	Synch Break detection interrupt enable bit	0 : Disables Synch Break detection interrupt 1 : Enables Synch Break detection interrupt	RW
BCIE	Bus collision detection interrupt enable bit	0 : Disables bus collision detection interrupt 1 : Enables bus collision detection interrupt	RW
RXDSF	RXD0 input status flag	0 : RXD0 input enabled 1 : RXD0 input disabled	RO
LSTART	Synch Break detection start bit(1)	When this bit is set to 1, timer RA input is enabled and RXD0 input is disabled. When read, the content is 0.	RW
SBE	RXD0 input unmasking timing select bit (effective only in slave mode)	0 : Unmasked after Synch Break is detected 1 : Unmasked after Synch Field measurement is completed	RW
MST	LIN operation mode setting bit(2)	0 : Slave mode (Synch Break detection circuit actuated) 1 : Master mode (timer RA output OR'ed with TXD0)	RW
LINE	LIN operation start bit	0 : Causes LIN to stop 1 : Causes LIN to start operating(3)	RW

NOTES:
1. After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.
2. Before changing LIN operation modes, temporarily stop the LIN operation (LINE bit = 0).
3. Inputs to timer RA and UART0 are prohibited immediately after this bit is set to 1. (Refer to **Figure 18.5 Example of Header Field Transmission Flowchart (1)** and **Figure 18.9 Example of Header Field Reception Flowchart (2)**.)

Figure 18.2 Registers LINCR2 and LINCR

LIN Status Register



Symbol	Address	After Reset
LINST	0107h	00h

Bit Symbol	Bit Name	Function	RW
SFDCT	Synch Field measurement-completed flag	1 shows Synch Field measurement completed.	RO
SBDCT	Synch Break detection flag	1 shows Synch Break detected or Synch Break generation completed.	RO
BCDCT	Bus collision detection flag	1 shows Bus collision detected	RO
B0CLR	SFDCT bit clear bit	When this bit is set to 1, the SFDCT bit is set to 0. When read, the content is 0.	RW
B1CLR	SBDCT bit clear bit	When this bit is set to 1, the SBDCT bit is set to 0. When read, the content is 0.	RW
B2CLR	BCDCT bit clear bit	When this bit is set to 1, the BCDCT bit is set to 0. When read, the content is 0.	RW
— (b7-b6)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 18.3 LINST Register

18.4 Functional Description

18.4.1 Master Mode

Figure 18.4 shows typical operation of the hardware LIN when transmitting a header field in master mode. Figures 18.5 and 18.6 show an Example of Header Field Transmission Flowchart.
When transmitting a header field, the hardware LIN operates as described below.

(1) When the TSTART bit in the TRACR register for timer RA is set by writing 1 in software, the hardware LIN outputs “L” level from the TXD0 pin for the period that is set in registers TRAPRE and TRA for timer RA.
(2) When timer RA underflows upon reaching the terminal count, the hardware LIN reverses the output of the TXD0 pin and sets the SBDCT flag in the LINST register to 1. Furthermore, if the SBIE bit in the LINCR register is set to 1, it generates a timer RA interrupt.
(3) The hardware LIN transmits 55h via UART0.
(4) The hardware LIN transmits an ID field via UART0 after it finishes sending 55h.
(5) The hardware LIN performs communication for a response field after it finishes sending the ID field.



Figure 18.4 Typical Operation when Sending a Header Field



Figure 18.5 Example of Header Field Transmission Flowchart (1)



Figure 18.6 Example of Header Field Transmission Flowchart (2)

18.4.2 Slave Mode

Figure 18.7 shows typical operation of the hardware LIN when receiving a header field in slave mode. Figure 18.8 through Figure 18.10 show an Example of Header Field Reception Flowchart.
When receiving a header field, the hardware LIN operates as described below.

(1) Synch Break detection is enabled by writing 1 to the LSTART bit in the LINCR register of the hardware LIN.
(2) When "L" level is input for a duration equal to or greater than the period set in timer RA, the hardware LIN detects it as Synch Break. At this time, the SBDCT flag in the LINST register is set to 1. Furthermore, if the SBIE bit in the LINCR register is set to 1, the hardware LIN generates a timer RA interrupt. Then it goes to Synch Field measurement.
(3) The hardware LIN receives a Synch Field (55h). At this time, it measures the period of the start bit and bits 0 to 6 by using timer RA. In this case, it is possible to select whether to input the Synch Field signal to RXD0 of UART0 by setting the SBE bit in the LINCR register accordingly.
(4) The hardware LIN sets the SFDCT flag in the LINST register to 1 when it finishes measuring the Synch Field. Furthermore, if the SFIE bit in the LINCR register is set to 1, it generates a timer RA interrupt.
(5) After it finishes measuring the Synch Field, calculate a transfer rate from the count value of timer RA and set to UART0 and registers TRAPRE and TRA of timer RA again.
(6) The hardware LIN performs communication for a response field after it finishes receiving the ID field.



Figure 18.7 Typical Operation when Receiving a Header Field



Figure 18.8 Example of Header Field Reception Flowchart (1)



Figure 18.9 Example of Header Field Reception Flowchart (2)



Figure 18.10 Example of Header Field Reception Flowchart (3)

18.4.3 Bus Collision Detection Function

The bus collision detection function can be used when UART0 is enabled for transmission (TE bit in the U0C1 register = 1). To detect a bus collision during Synch Break transmission, set the BCE bit in the LINCR2 register to 1 (bus collision detection enabled).
Figure 18.11 shows the Typical Operation when a Bus Collision is Detected.



Figure 18.11 Typical Operation when a Bus Collision is Detected

18.4.4 Hardware LIN End Processing

Figure 18.12 shows an Example of Hardware LIN Communication Completion Flowchart.
Use the following timing for hardware LIN end processing:

- If the hardware bus collision detection function is used
  Perform hardware LIN end processing after checksum transmission completes.
- If the bus collision detection function is not used
  Perform hardware LIN end processing after header field transmission and reception complete.



Figure 18.12 Example of Hardware LIN Communication Completion Flowchart

18.5 Interrupt Requests

There are four interrupt requests that are generated by the hardware LIN: Synch Break detection, Synch Break generation completed, Synch Field measurement completed, and bus collision detection. These interrupts are shared with timer RA.
Table 18.2 lists the Interrupt Requests of Hardware LIN.

Table 18.2 Interrupt Requests of Hardware LIN

Interrupt Request	Status Flag	Cause of Interrupt
Synch Break detection	SBDCT	Generated when timer RA has underflowed after measuring the “L” level duration of RXD0 input, or when a “L” level is input for a duration longer than the Synch Break period during communication.
Synch Break generation completed		Generated when “L” level output to TXD0 for the duration set by timer RA completes.
Synch Field measurement completed	SFDCT	Generated when measurement for 6 bits of the Synch Field by timer RA is completed.
Bus collision detection	BCDCT	Generated when the RXD0 input and TXD0 output values differed at data latch timing while UART0 is enabled for transmission.

18.6 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

19. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog input shares pins P0_0 to P0_3, P0_5, and P1_0 to P1_3. Therefore, when using these pins, ensure that the corresponding port direction bits are set to 0 (input mode).
When not using the A/D converter, set the VCUT bit in the ADCON1 register to 0 (Vref unconnected) so that no current will flow from the VREF pin into the resistor ladder. This helps to reduce the power consumption of the chip.
The result of A/D conversion is stored in the AD register.
Table 19.1 lists the Performance of A/D converter. Figure 19.1 shows a Block Diagram of A/D Converter.
Figures 19.2 and 19.3 show the A/D converter-related registers.

Table 19.1 Performance of A/D converter

Item	Performance
A/D conversion method	Successive approximation (with capacitive coupling amplifier)
Analog input voltage(1)	0 V to AVCC
Operating clock ϕAD(2)	4.2 V ≤ AVCC ≤ 5.5 V f1, f2, f4, fOCO-F 2.7 V ≤ AVCC < 4.2 V f2, f4, fOCO-F
Resolution	8 bits or 10 bits selectable
Absolute accuracy	AVCC = Vref = 5 V, ϕAD = 10 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±3 LSB AVCC = Vref = 3.3 V, ϕAD = 10 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±5 LSB
Operating mode	One-shot and repeat(3)
Analog input pin	9 pins (AN2, AN4 to AN11)
A/D conversion start condition	• Software trigger Set the ADST bit in the ADCON0 register to 1 (A/D conversion starts) • Capture Timer RD interrupt request is generated while the ADST bit is set to 1
Conversion rate per pin	• Without sample and hold function 8-bit resolution: 49ϕAD cycles, 10-bit resolution: 59ϕAD cycles • With sample and hold function 8-bit resolution: 28ϕAD cycles, 10-bit resolution: 33ϕAD cycles

NOTES:
1. The analog input voltage does not depend on use of a sample and hold function.
   When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
2. When 2.7 V ≤ AVCC ≤ 5.5 V, the frequency of ϕAD must be 10 MHz or below.
   Without a sample and hold function, the ϕAD frequency should be 250 kHz or above.
   With a sample and hold function, the ϕAD frequency should be 1 MHz or above.
3. In repeat mode, only 8-bit mode can be used.



Figure 19.1 Block Diagram of A/D Converter

A/D Control Register 0(1)



Symbol	Address	After Reset
ADCON0	00D6h	00h

Bit Symbol	Bit Name	Function	RW
CH0	Analog input pin select bits	(Note 4)	RW
CH1			RW
CH2			RW
MD	A/D operating mode select bit(2)	0 : One-shot mode 1 : Repeat mode	RW
ADGSEL0	A/D input group select bit(4)	0 : Selects port P0 group (AN2, AN4 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
ADCAP	A/D conversion automatic start bit	0 : Starts at softw are trigger (ADST bit) 1 : Starts at timer RD (complementary PWM mode)	RW
ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
CKS0	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1(3) 1 : Select fOCO-F	RW

NOTES:
1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result is undefined.
2. When changing A/D operation mode, set the analog input pin again.
3. Set øAD frequency to 10 MHz or below .
4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
000b	—	Do not set.
001b	Do not set.	
010b	AN2	
011b	Do not set.	
100b	AN4	AN8
101b	AN5	AN9
110b	AN6	AN10
111b	AN7	AN11

Figure 19.2 ADCON0 Register

A/D Control Register 1(1)



Symbol	Address	After Reset
ADCON1	00D7h	00h

Bit Symbol	Bit Name	Function	RW
— (b2-b0)	Reserved bits	Set to 0.	RW
BITS	8/10-bit mode select bit(2)	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency select bit 1	Refer to the description of the CKS0 bit in the ADCON0 register function.	RW
VCUT	VREF connect bit(3)	0 : VREF not connected 1 : VREF connected	RW
— (b6-b7)	Reserved bits	Set to 0.	RW

NOTES:
1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.
2. Set the BITS bit to 0 (8-bit mode) in repeat mode.
3. When the VCUT bit is set to 1 (connected) from 0 (not connected), wait for 1 µs or more before starting A/D conversion.

A/D Control Register 2(1)



Symbol	Address	After Reset
ADCON2	00D4h	00h

Bit Symbol	Bit Name	Function	RW
SMP	A/D conversion method select bit	0 : Without sample and hold 1 : With sample and hold	RW
— (b3-b1)	Reserved bits	Set to 0.	RW
— (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

NOTE:
1. If the ADCON2 register is rewritten during A/D conversion, the conversion result is undefined.

A/D Register



Symbol	Address	After Reset
AD	00C1h-00C0h	Undefined

Function		RW
When BITS bit in ADCON1 register is set to 1 (10-bit mode).	When BITS bit in ADCON1 register is set to 0 (8-bit mode).	
8 low-order bits in A/D conversion result	A/D conversion result	RO
2 high-order bits in A/D conversion result	When read, the content is undefined.	RO
Nothing is assigned. If necessary, set to 0. When read, the content is 0.		—

Figure 19.3 Registers ADCON1, ADCON2, and AD

19.1 One-Shot Mode

In one-shot mode, the input voltage of one selected pin is A/D converted once.
Table 19.2 lists the Specification of One-Shot Mode. Figures 19.4 and 19.5 show Registers ADCON0 and ADCON1 in One-Shot Mode.

Table 19.2 Specification of One-Shot Mode

Item	Specification
Function	The input voltage of one pin selected by bits CH2 to CH0 and ADGSEL0 is A/D converted once
Start condition	• When the ADCAP bit is set to 0 (software trigger): Set the ADST bit to 1 (A/D conversion starts) • When the ADCAP bit is set to 1 (starts in timer RD (complementary PWM mode): A compare match between registers TRD0 and TRDGRA0 or a TRD1 underflow is generated while the ADST bit is set to 1
Stop condition	• A/D conversion completes (when the ADCAP bit is set to 0 (software trigger), ADST bit is set to 0) • Set the ADST bit to 0
Interrupt request generation timing	A/D conversion completes
Input pin	Select one of AN2, AN4 to AN11
Reading of A/D conversion result	Read AD register

A/D Control Register 0(1)



Symbol	Address	After Reset
ADCON0	00D6h	00h

Bit Symbol	Bit Name	Function	RW
CH0	Analog input pin select bits	(Note 4)	RW
CH1			RW
CH2			RW
MD	A/D operating mode select bit(2)	0 : One-shot mode	RW
ADGSEL0	A/D input group select bit(4)	0 : Selects port P0 group (AN2, AN4 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
ADCAP	A/D conversion automatic start bit	0 : Starts at software trigger (ADST bit) 1 : Starts at timer RD (complementary PWM mode)	RW
ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
CKS0	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1(3) 1 : Select fOCO-F	RW

NOTES:
1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is undefined.
2. After changing the A/D operating mode, select the analog input pin again.
3. Set øAD frequency to 10 MHz or below.
4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
000b	—	Do not set.
001b	Do not set.	
010b	AN2	
011b	Do not set.	
100b	AN4	AN8
101b	AN5	AN9
110b	AN6	AN10
111b	AN7	AN11

Figure 19.4 ADCON0 Register in One-Shot Mode

A/D Control Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1			0	0	0

Symbol	Address	After Reset
ADCON1	00D7h	00h

Bit Symbol	Bit Name	Function	RW
— (b2-b0)	Reserved bits	Set to 0.	RW
BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RW
CKS1	Frequency select bit 1	Refer to the description of the CKS0 bit in the ADCON0 register function.	RW
VCUT	VREF connect bit(2)	1 : VREF connected	RW
— (b6-b7)	Reserved bits	Set to 0.	RW

NOTES:
1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.
2. When the VCUT bit is set to 1 (connected) from 0 (not connected), wait for 1 µs or more before starting A/D conversion.

Figure 19.5 ADCON1 Register in One-Shot Mode

19.2 Repeat Mode

In repeat mode, the input voltage of one selected pin is A/D converted repeatedly.
Table 19.3 lists the Repeat Mode Specifications. Figures 19.6 and 19.7 show Registers ADCON0 and ADCON1 in Repeat Mode.

Table 19.3 Repeat Mode Specifications

Item	Specification
Function	The Input voltage of one pin selected by bits CH2 to CH0 and ADGSEL0 is A/D converted repeatedly
Start conditions	• When the ADCAP bit is set to 0 (software trigger): Set the ADST bit to 1 (A/D conversion starts) • When the ADCAP bit is set to 1 (starts in timer RD (complementary PWM mode): A compare match between registers TRD0 and TRDGRA0 or a TRD1 underflow is generated while the ADST bit is set to 1
Stop condition	Set the ADST bit to 0
Interrupt request generation timing	Not generated
Input pin	Select one of AN2, AN4 to AN11
Reading of result of A/D converter	Read AD register

A/D Control Register 0(1)



Symbol	Address	After Reset
ADCON0	00D6h	00h

Bit Symbol	Bit Name	Function	RW
CH0	Analog input pin select bits	(Note 4)	RW
CH1			RW
CH2			RW
MD	A/D operating mode select bit(2)	1 : Repeat mode	RW
ADGSEL0	A/D input group select bit(4)	0 : Selects port P0 group (AN2, AN4 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
ADCAP	A/D conversion automatic start bit	0 : Starts at software trigger (ADST bit) 1 : Starts at timer RD (complementary PWM mode)	RW
ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
CKS0	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1(3) 1 : Do not set.	RW

NOTES:
1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is undefined.
2. After changing A/D operation mode, select the analog input pin again.
3. Set øAD frequency to 10 MHz or below.
4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
000b	—	Do not set.
001b	Do not set.	
010b	AN2	
011b	Do not set.	
100b	AN4	AN8
101b	AN5	AN9
110b	AN6	AN10
111b	AN7	AN11

Figure 19.6 ADCON0 Register in Repeat Mode

A/D Control Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	1		0	0	0	0

Symbol	Address	After Reset
ADCON1	00D7h	00h

Bit Symbol	Bit Name	Function	RW
— (b2-b0)	Reserved bits	Set to 0.	RW
BITS	8/10-bit mode select bit(2)	0 : 8-bit mode	RW
CKS1	Frequency select bit 1	Refer to the description of the CKS0 bit in the ADCON0 register function.	RW
VCUT	VREF connect bit(3)	1 : VREF connected	RW
— (b6-b7)	Reserved bits	Set to 0.	RW

NOTES:
1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.
2. Set the BITS bit to 0 (8-bit mode) in repeat mode.
3. When the VCUT bit is set to 1 (connected) from 0 (not connected), wait for 1 µs or more before starting A/D conversion.

Figure 19.7 ADCON1 Register in Repeat Mode

19.3 Sample and Hold

When the SMP bit in the ADCON2 register is set to 1 (sample and hold function enabled), the A/D conversion rate per pin increases. The sample and hold function is available in all operating modes. Start A/D conversion after selecting whether the sample and hold circuit is to be used or not.
Figure 19.8 shows a Timing Diagram of A/D Conversion.



Figure 19.8 Timing Diagram of A/D Conversion

19.4 A/D Conversion Cycles

Figure 19.9 shows the A/D Conversion Cycles.



A/D Conversion Mode		Conversion Time	Sampling Time	Comparison Time	Sampling Time	Comparison Time	End process
Without Sample & Hold	8 bits	49ϕAD	4ϕAD	2.0ϕAD	2.5ϕAD	2.5ϕAD	8.0ϕAD
Without Sample & Hold	10 bits	59ϕAD	4ϕAD	2.0ϕAD	2.5ϕAD	2.5ϕAD	8.0ϕAD
With Sample & Hold	8 bits	28ϕAD	4ϕAD	2.5ϕAD	0.0ϕAD	2.5ϕAD	4.0ϕAD
With Sample & Hold	10 bits	33ϕAD	4ϕAD	2.5ϕAD	0.0ϕAD	2.5ϕAD	4.0ϕAD

Figure 19.9 A/D Conversion Cycles

19.5 Internal Equivalent Circuit of Analog Input

Figure 19.10 shows the Internal Equivalent Circuit of Analog Input.



NOTE:
1. Use only as a standard for designing this data.
   Mass production may cause some changes in device characteristics.

Figure 19.10 Internal Equivalent Circuit of Analog Input

19.6 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 19.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally $VC = VIN\left\{1 - e^{-\frac{1}{C(R0+R)}t}\right\}$

And when t = T, $VC = VIN - \frac{X}{Y}VIN = VIN\left(1 - \frac{X}{Y}\right)$

$$e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$$

$$-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$$

Hence, $R0 = -\frac{T}{C \bullet \ln\frac{X}{Y}} - R$

Figure 19.11 shows the Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

When f(XIN) = 10 MHz, T = 0.25 µs in the A/D conversion mode without sample and hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.25 µs, R = 2.8 kΩ, C = 6.0 pF, X = 0.1, and Y = 1024. Hence,

$$R0 = -\frac{0.25 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln\frac{0.1}{1024}} - 2.8 \times 10^{3} \approx 1.7 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately 1.7 kΩ maximum.



NOTE:
1. The capacity of the terminal is assumed to be 4.5 pF.

Figure 19.11 Analog Input Pin and External Sensor Equivalent Circuit

19.7 Notes on A/D Converter

- Write to each bit (other than bit 6) in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register when A/D conversion is stopped (before a trigger occurs).
  When the VCUT bit in the ADCON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for at least 1 μs before starting the A/D conversion.
- After changing the A/D operating mode, select an analog input pin again.
- When using the one-shot mode, ensure that A/D conversion is completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can be used to determine whether A/D conversion is completed.
- When using the repeat mode, select the frequency of the A/D converter operating clock ϕAD or more for the CPU clock during A/D conversion.
- If the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program and A/D conversion is forcibly terminated during an A/D conversion operation, the conversion result of the A/D converter will be undefined. If the ADST bit is set to 0 by a program, do not use the value of the AD register.
- Connect 0.1 μF capacitor between the P4_2/VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode when the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode) during A/D conversion.

20. Flash Memory

20.1 Overview

Rewrite operations to the flash memory can be performed in three modes: CPU rewrite, standard serial I/O, and parallel I/O.
Table 20.1 lists the Flash Memory Version Performance (refer to **Tables 1.1** and **1.4 Specifications** for items not listed in **Table 20.1**).

Table 20.1 Flash Memory Version Performance

Item		Specification
Flash memory operating modes		3 modes (CPU rewrite, standard serial I/O, and parallel I/O)
Division of erase block		Refer to **Figures 20.1** and **20.2**.
Programming method		Byte unit
Erase method		Block erase
Programming and erasure control method		Programming and erasure control by software command
Suspend functions		Program-suspend and erase-suspend
Protection method		Program ROM protection by FMR0 register
Number of commands		5 commands
Programming and erasure endurance(1)	Blocks 0 and 1 (program ROM)	R8C/2K Group: 100 times; R8C/2L Group: 1,000 times
	Blocks A and B (data flash)(2)	10,000 times
Programming and erasure voltage		VCC = 2.7 to 5.5 V
ID code check function		Standard serial I/O mode supported
ROM code protect		Parallel I/O mode supported

NOTES:
1. Definition of programming and erasure endurance.
   The programming and erasure endurance is defined on a per-block basis.
2. Blocks A and B (data flash) are included in the R8C/2L Group.

Table 20.2 Flash Memory Rewrite Modes

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is rewritten by executing software commands from the CPU.	User ROM area is rewritten by a dedicated serial programmer.	User ROM area is rewritten by a dedicated parallel programmer.
Rewritable areas	User ROM area	User ROM area	User ROM area
Rewrite programs	User program	Standard boot program	–

20.2 Memory Map

The flash memory contains a user ROM area and a boot ROM area (reserved area).
Figure 20.1 shows the Flash Memory Block Diagram for R8C/2K Group and Figure 20.2 shows the Flash Memory Block Diagram for R8C/2L Group.
The user ROM area contains program ROM. In addition, the R8C/2L Group has on-chip data flash.
The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode, and standard serial I/O mode, and parallel I/O mode.
The rewrite control program (standard boot program) for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area and the user ROM area share the same address, but have separate memory areas.



NOTES:
1. When the FMR02 bit in the FMR0 register is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 0 (rewrite enabled), block 0 is rewritable. When the FMR16 bit is set to 0 (rewrite enabled), block 1 is rewritable (only for CPU rewrite mode).
2. This area is for storing the boot program provided by Renesas Technology.

Figure 20.1 Flash Memory Block Diagram for R8C/2K Group



NOTES:
1. When the FMR02 bit in the FMR0 register is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 0 (rewrite enabled), block 0 is rewritable. When the FMR16 bit is set to 0 (rewrite enabled), block 1 is rewritable (only for CPU rewrite mode).
2. This area is for storing the boot program provided by Renesas Technology.

Figure 20.2 Flash Memory Block Diagram for R8C/2L Group

20.3 Functions to Prevent Rewriting of Flash Memory

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read, rewritten, or erased.

20.3.1 ID Code Check Function

The ID code check function is used in standard serial I/O mode. Unless 3 bytes (addresses from 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes sent from the serial programmer or the on-chip debugging emulator and the 7-byte ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the serial programmer or the on-chip debugging emulator are not acknowledged. For details of the ID code check function, refer to **13. ID Code Areas**.

20.3.2 ROM Code Protect Function

The ROM protect function prevents the contents of the flash memory from being read, rewritten, or erased by means of the OFS register when parallel I/O mode is used.
Figure 20.3 shows the OFS Register. Refer to **14. Option Function Select Area** for details of the OFS register.

The ROM code protect function is enabled by writing 0 to the ROMCP1 bit and 1 to the ROMCR bit. It disables reading or changing the contents of the on-chip flash memory.
Once ROM code protect is enabled, the content in the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protect, erase the block including the OFS register with CPU rewrite mode or standard serial I/O mode.

Option Function Select Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
	1		1			1	

Symbol: OFS | Address: 0FFFFh | When Shipping: FFh(3)

Bit Symbol	Bit Name	Function	RW
WDTON	Watchdog timer start select bit	0 : Starts watchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
— (b1)	Reserved bit	Set to 1.	RW
ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RW
ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RW
— (b4)	Reserved bit	Set to 1.	RW
LVD0ON	Voltage detection 0 circuit start bit(2)	0 : Voltage monitor 0 reset enabled after hardware reset 1 : Voltage monitor 0 reset disabled after hardware reset	RW
— (b6)	Reserved bit	Set to 1.	RW
CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RW

NOTES:
1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not write additions to the OFS register.
2. Setting the LVD0ON bit is only valid after a hardware reset. To use the power-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardware reset).
3. If the block including the OFS register is erased, FFh is set to the OFS register.

Figure 20.3 OFS Register

20.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. Execute the software command only to blocks in the user ROM area.

The flash module has an erase-suspend function when an interrupt request is generated during an erase operation in CPU rewrite mode. It performs an interrupt process after the erase operation is halted temporarily. During erase-suspend, the user ROM area can be read by a program.
In case an interrupt request is generated during an auto-program operation in CPU rewrite mode, the flash module has a program-suspend function which performs the interrupt process after the auto-program operation is suspended. During program-suspend, the user ROM area can be read by a program.
CPU rewrite mode has an erase write 0 mode (EW0 mode) and an erase write 1 mode (EW1 mode). Table 20.3 lists the Differences between EW0 Mode and EW1 Mode.

Table 20.3 Differences between EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Areas in which a rewrite control program can be executed	RAM (Rewrite control program is executed after being transferred)	User ROM or RAM
Rewritable areas	User ROM	User ROM However, blocks which contain a rewrite control program are excluded
Software command restrictions	None	• Program and block erase commands Cannot be run on any block which contains a rewrite control program • Read status register command Cannot be executed
Modes after program or erase	Read status register mode	Read array mode
Modes after read status register	Read status register mode	Do not execute this command
CPU status during auto-write and auto-erase	Operating	Hold state (I/O ports hold state before the command is executed)
Flash memory status detection	• Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program • Execute the read status register command and read bits SR7, SR5, and SR4 in the status register.	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program
Conditions for transition to erase-suspend	Set bits FMR40 and FMR41 in the FMR4 register to 1 by a program.	The FMR40 bit in the FMR4 register is set to 1 and the interrupt request of the enabled maskable interrupt is generated
Conditions for transitions to program-suspend	Set bits FMR40 and FMR42 in the FMR4 register to 1 by a program.	The FMR40 bit in the FMR4 register is set to 1 and the interrupt request of the enabled maskable interrupt is generated
CPU clock	5 MHz or below	No restriction (on clock frequency to be used)

20.4.1 Register Description

The registers used in CPU rewrite mode are described.

20.4.1.1 FMR0 Register (FMR0)

Figure 20.4 shows the FMR0 Register.

Flash Memory Control Register 0

b7	b6	b5	b4	b3	b2	b1	b0
		0	0				

Symbol	Address	After Reset
FMR0	01B7h	00000001b

Bit Symbol	Bit Name	Function	RW
FMR00	RY/$\overline{BY}$ status flag	0 : Busy (writing or erasing in progress) 1 : Ready	RO
FMR01	CPU rewrite mode select bit(1)	0 : CPU rewrite mode disabled 1 : CPU rewrite mode enabled	RW
FMR02	Blocks 0 and 1 rewrite enable bit(2, 6)	0 : Rewrite disabled 1 : Rewrite enabled	RW
FMSTP	Flash memory stop bit(3, 5)	0 : Flash memory operates 1 : Flash memory stops (low-power consumption state and flash memory initialization)	RW
— (b5-b4)	Reserved bits	Set to 0.	RW
FMR06	Program status flag(4)	0 : Completed successfully 1 : Terminated in error	RO
FMR07	Erase status flag(4)	0 : Completed successfully 1 : Terminated in error	RO

NOTES:

1. To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt between setting the bit to 0 and setting it to 1. Enter read array mode and set this bit to 0.
2. Set this bit to 1 immediately after setting it first to 0 while the FMR01 bit is set to 1. Do not generate an interrupt between setting the bit to 0 and setting it to 1.
3. Set this bit by a program located in a space other than the flash memory.
4. This bit is set to 0 by executing the clear status command.
5. This bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode). When the FMR01 bit is set to 0, writing 1 to the FMSTP bit causes the FMSTP bit to be set to 1. The flash memory does not enter low-power consumption state nor is it initialized.
6. When setting the FMR01 bit to 0 (CPU rewrite mode disabled), the FMR02 bit is set to 0 (rewrite disabled).

Figure 20.4 FMR0 Register

• FMR00 Bit
This bit indicates the operating status of the flash memory. The bits value is 0 during programming, erasure (including suspend periods), or erase-suspend mode; otherwise, it is 1.

• FMR01 Bit
The MCU is made ready to accept commands by setting the FMR01 bit to 1 (CPU rewrite mode).

• FMR02 Bit
Rewriting of blocks 0 and 1 does not accept program or block erase commands if the FMR02 bit is set to 0 (rewrite disabled).
Rewriting of blocks 0 and 1 is controlled by bits FMR15 and FMR16 if the FMR02 bit is set to 1 (rewrite enabled).

• FMSTP Bit
This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1. Therefore, the FMSTP bit must be written to by a program transferred to the RAM.
In the following cases, set the FMSTP bit to 1:

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not initialized to 1 (ready))
- To provide lower consumption in low-speed on-chip oscillator mode and low-speed clock mode.

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

• FMR06 Bit
This is a read-only bit indicating the status of an auto-program operation. The bit is set to 1 when a program error occurs; otherwise, it is set to 0. For details, refer to the description in **Table 20.4 Errors and FMR0 Register Status**.

• FMR07 Bit
This is a read-only bit indicating the status of an auto-erase operation. The bit is set to 1 when an erase error occurs; otherwise, it is set to 0. Refer to **Table 20.4 Errors and FMR0 Register Status** for details.

Table 20.4 Errors and FMR0 Register Status

FRM0 Register (Status Register) Status		Error	Error Occurrence Condition
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command sequence error	• When a command is not written correctly. • When D0h or FFh is not written in the 2nd byte of the block erase command.(1) • When the program command or block erase command is executed while rewriting is disabled by the FMR02 bit in the FMR0 register, or the FMR15 bit in the FMR1 register. • When an address not allocated in flash memory is input during erase command input • When attempting to erase the block for which rewriting is disabled during erase command input. • When an address not allocated in flash memory is input during write command input. • When attempting to write to a block for which rewriting is disabled during write command input.
1	0	Erase error	• When the block erase command is executed but auto-erasure does not complete correctly
0	1	Program error	• When the program command is executed but not auto-programming does not complete.
0	0	Completed successfully	–

NOTE:
1. When FFh is written in the 2nd byte of the block erase command, the MCU enters read array mode, and the command code written in the 1st byte is disabled.

20.4.1.2 FMR1 Register (FMR1)

Figure 20.5 shows the FMR1 Register.

Flash Memory Control Register 1

b7	b6	b5	b4	b3	b2	b1	b0
1			0	0	0		

Symbol	Address	After Reset
FMR1	01B5h	1000000Xb

Bit Symbol	Bit Name	Function	RW
— (b0)	Reserved bit	When read, the content is undefined.	RO
FMR11	EW1 mode select bit(1, 2)	0 : EW0 mode 1 : EW1 mode	RW
— (b4-b2)	Reserved bits	Set to 0.	RW
FMR15	Block 0 rewrite disable bit(2,3)	0 : Rewrite enabled 1 : Rewrite disabled	RW
FMR16	Block 1 rewrite disable bit(2,3)	0 : Rewrite enabled 1 : Rewrite disabled	RW
— (b7)	Reserved bit	Set to 1.	RW

NOTES:
1. To set this bit to 1, set it to 1 immediately after setting it first to 0 while the FMR01 bit is set to 1 (CPU rewrite mode enabled). Do not generate an interrupt between setting the bit to 0 and setting it to 1.
2. This bit is set to 0 by setting the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled).
3. While the FMR01 bit is set to 1 (CPU rewrite mode enabled), bits FMR15 and FMR16 can be written to.
   To set this bit to 0, set it to 0 immediately after setting it first to 1.
   To set this bit to 1, set it to 1.

Figure 20.5 FMR1 Register

• FMR11 Bit
Setting this bit to 1 (EW1 mode) places the MCU in EW1 mode.

• FMR15 Bit
When the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit is set to 0 (rewrite enabled), block 0 accepts program and block erase commands.

• FMR16 Bit
When the FMR02 bit is set to 1 (rewrite enabled) and the FMR16 bit is set to 0 (rewrite enabled), block 1 accepts program and block erase commands.

20.4.1.3 FMR4 Register (FMR4)

Figure 20.6 shows the FMR4 Register.

Flash Memory Control Register 4

b7	b6	b5	b4	b3	b2	b1	b0
		0					

Symbol	Address	After Reset
FMR4	01B3h	01000000b

Bit Symbol	Bit Name	Function	RW
FMR40	Erase-suspend function enable bit(1)	0 : Disabled 1 : Enabled	RW
FMR41	Erase-suspend request bit(2)	0 : Erasure restarts 1 : Erase-suspend request	RW
FMR42	Program-suspend request bit(3)	0 : Programming restarts 1 : Program-suspend request	RW
FMR43	Erase command flag	0 : Erase not executed 1 : Erase execution in progress	RO
FMR44	Program command flag	0 : Program not executed 1 : Program execution in progress	RO
— (b5)	Reserved bit	Set to 0.	RO
FMR46	Read status flag	0 : Reading disabled 1 : Reading enabled	RO
FMR47	Low-current-consumption read mode enable bit (1, 4, 5)	0 : Disabled 1 : Enabled	RW

NOTES:

1. To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt between setting the bit to 0 and setting it to 1.
2. This bit is enabled when the FMR40 bit is set to 1 (enabled) and it can be written to during the period between issuing an erase command and completing the erase. (This bit is set to 0 during periods other than the above.)
   In EW0 mode, it can be set to 0 or 1 by a program.
   In EW1 mode, it is automatically set to 1 if a maskable interrupt is generated during an erase operation while the FMR40 bit is set to 1. Do not set this bit to 1 by a program (0 can be written).
3. The FMR42 bit is enabled only when the FMR40 bit is set to 1 (enabled) and programming to the FMR42 bit is enabled until auto-programming ends after a program command is generated. (This bit is set to 0 during periods other than the above.)
   In EW0 mode, 0 or 1 can be programmed to the FMR42 bit by a program.
   In EW1 mode, the FMR42 bit is automatically set to 1 by generating a maskable interrupt during auto-programming when the FMR40 bit is set to 1. 1 cannot be written to the FMR42 bit by a program.
4. In high-speed clock mode and high-speed on-chip oscillator mode, set the FMR47 bit to 0 (disabled).
5. Set the FMR01 bit to 0 (CPU rewrite mode disabled) in low-current-consumption read mode.

Figure 20.6 FMR4 Register

• FMR40 Bit
The suspend function is enabled by setting the FMR40 bit to 1 (enabled).

• FMR41 Bit
In EW0 mode, the MCU enters erase-suspend mode when the FMR41 bit is set to 1 by a program. The FMR41 bit is automatically set to 1 (erase-suspend request) when an interrupt request of an enabled interrupt is generated in EW1 mode, and then the MCU enters erase-suspend mode.
Set the FMR41 bit to 0 (erasure restarts) when the auto-erase operation restarts.

• FMR42 Bit
In EW0 mode, the MCU enters program-suspend mode when the FMR42 bit is set to 1 by a program. The FMR42 bit is automatically set to 1 (program-suspend request) when an interrupt request of an enabled interrupt is generated in EW1 mode, and then the MCU enters program-suspend mode.
Set the FMR42 bit to 0 (programming restarts) when the auto-program operation restarts.

• FMR43 Bit
When the auto-erase operation starts, the FMR43 bit is set to 1 (erase execution in progress). The FMR43 bit remains set to 1 (erase execution in progress) during erase-suspend operation.
When the auto-erase operation ends, the FMR43 bit is set to 0 (erase not executed).

• FMR44 Bit
When the auto-program operation starts, the FMR44 bit is set to 1 (program execution in progress). The FMR44 bit remains set to 1 (program execution in progress) during program-suspend operation.
When the auto-program operation ends, the FMR44 bit is set to 0 (program not executed).

• FMR46 Bit
The FMR46 bit is set to 0 (reading disabled) during auto-program or auto-erase execution and set to 1 (reading enabled) in suspend mode. Do not access the flash memory while this bit is set to 0.

• FMR47 Bit
Current consumption when reading the flash memory can be reduced by setting the FMR47 bit to 1 (enabled) in low-speed clock mode and low-speed on-chip oscillator mode.
Refer to **21.2.10 Low-Current-Consumption Read Mode** for details of the handling procedure.

20.4.2 Status Check Procedure

When an error occurs, bits FMR06 to FMR07 in the FMR0 register are set to 1, indicating the occurrence of an error. Therefore, checking these status bits (full status check) can be used to determine the execution result. Figure 20.7 shows the Full Status Check and Handling Procedure for Individual Errors.



Figure 20.7 Full Status Check and Handling Procedure for Individual Errors

20.4.3 EW0 Mode

The MCU enters CPU rewrite mode and software commands can be acknowledged by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled). In this case, since the FMR11 bit in the FMR1 register is set to 0, EW0 mode is selected.

Use software commands to control program and erase operations. The FMR0 register or the status register can be used to determine when program and erase operations complete.

Figure 20.8 shows the How to Set and Exit EW0 Mode.



NOTES:
1. Select 5 MHz or below for the CPU clock by the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register.
2. To set the FMR01 bit to 1, write 0 to the FMR01 bit before writing 1. Do not generate an interrupt between writing 0 and 1. Write to the FMR01 bit in the RAM.
3. Disable the CPU rewrite mode after executing the read array command.

Figure 20.8 How to Set and Exit EW0 Mode

20.4.3.1 Software Commands

There are five types of software commands:

- Read array
- Read status register
- Clear status register
- Program
- Block erase

Figure 20.9 shows the Software Command Status Transition Diagram in EW0 Mode.



Figure 20.9 Software Command Status Transition Diagram in EW0 Mode

• Read Array Command
The read array command reads the flash memory.
When FFh is written to an address in the user ROM area, the MCU enters read array mode. In this mode, the contents of the specified address can be read.
Read array mode continues until other commands are written. The MCU enters this mode after a reset is deasserted.

• Read Status Register Command
The read status register command is used to read the status register. Figure 20.10 shows the Status Register.
The status register indicates the operating status of the flash memory and whether an erase or program operation has completed normally or in error (refer to **Table 20.4 Errors and FMR0 Register Status**). When 70h is written to an address in the user ROM area, the MCU enters read status register mode. When the address in the user ROM area is read subsequently, the status register can be read.
The MCU remains in read status register mode until the next read array command is written.
The status of the status register can be determined by reading bits FMR00, FMR06, and FMR07 in the FMR0 register.



D0 to D7: These indicate the read data buses when the read status command is executed.

Figure 20.10 Status Register

• Clear Status Register Command
The clear status register command sets the status register to 0.
When 50h is written to an address in the user ROM area, bits FMR07 and FMR06 in the FMR0 register and bits SR5 and SR4 in the status register are set to 00b.

• Program Command

The program command writes data to the flash memory in 1-byte units.
When 40h is written and then data is written to the write address, an auto-program operation (data program and verify) starts.
The FMR00 bit in the FMR0 register can be used to determine whether auto-programming has completed. When suspend function disabled, the FMR00 bit is set to 0 during auto-programming and set to 1 when auto-programming completes. When suspend function enabled, the FMR44 bit is set to 1 during auto-programming and set to 0 when auto-programming completes.
The FMR06 bit in the FMR0 register can be used to determine the result of auto-programming after it has been finished (refer to **20.4.2 Status Check Procedure**).

Do not write additions to the already programmed addresses.
Also, when the FMR02 bit in the FMR0 register is set to 0 (rewrite disabled), or the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewrite disabled), program commands targeting block 0 are not acknowledged.

Figure 20.11 shows the Program Command in EW0 Mode (When Suspend Function Disabled). **Figure 20.12** shows the Program Command in EW0 Mode (When Suspend Function Enabled).

In EW0 mode, the MCU enters read status register mode at the same time auto-programming starts and the status register can be read. In this case, the MCU remains in read status register mode until the next read array command is written.



Figure 20.11 Program Command in EW0 Mode (When Suspend Function Disabled)



NOTES:
1. In EW0 mode, the interrupt vector table and interrupt routine for interrupts to be used should be allocated to the RAM area.
2. When no interrupt is used, the instruction to enable interrupts is not needed.
3. td(SR-SUS) is needed until program is suspended after the FMR42 bit in the FMR4 register is set to 1.

Figure 20.12 Program Command in EW0 Mode (When Suspend Function Enabled)

• Block Erase
When 20h is first written and then D0h is written to a given block address, an auto-erase operation (erase and verify) of the specified block starts.
The FMR00 bit in the FMR0 register can be used to determine whether auto-erasure has completed.
The FMR00 bit is set to 0 during auto-erasure and set to 1 when auto-erasure completes.
The FMR07 bit in the FMR0 register can be used to determine the result of auto-erasure after auto-erasure has completed (refer to **20.4.2 Status Check Procedure**).

Also, when the FMR02 bit in the FMR0 register is set to 0 (rewrite disabled), or the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewrite disabled), block erase commands targeting block 0 are not acknowledged.
Do not use the block erase command during program-suspend.

In EW0 mode, the MCU enters read status register mode at the same time auto-erasure starts and the status register can be read. In this case, the MCU remains in read status register mode until the next read array command is written.

Figure 20.13 shows the Block Erase Command in EW0 Mode (When Suspend Function Disabled). **Figure 20.14** shows the Block Erase Command in EW0 Mode (When Suspend Function Enabled).

If the programming and erasure endurance is n (n = 100, 1,000, or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1-Kbyte block, and then the block is erased, the erase count stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing programming operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure endurance of the blocks. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.



Figure 20.13 Block Erase Command in EW0 Mode (When Suspend Function Disabled)



NOTES:
1. In EW0 mode, the interrupt vector table and interrupt routine for interrupts to be used should be allocated to the RAM area.
2. When no interrupt is used, the instruction to enable interrupts is not needed.
3. td(SR-SUS) is needed until erase is suspended after the FMR41 bit in the FMR4 register is set to 1.

Figure 20.14 Block Erase Command in EW0 Mode (When Suspend Function Enabled)

20.4.3.2 Suspend Function

The suspend function halts auto-erasure and auto-programming temporarily while these operations are in progress. This function is used for interrupt handling as the user ROM area can be read after the above operations have been suspended.
When using erase-suspend or program-suspend in EW0 mode, first check the status of the flash memory in the interrupt routine and then enter erase-suspend or program-suspend. **Figure 20.15** shows the Timing of Suspend Operation in EW0 Mode.

The procedure for entering erase-suspend during auto-erase operation is as follows:
(1) Set the FMR40 bit to 1 (suspend enabled)
(2) Set the FMR41 bit to 1 (erase-suspend request).
(3) Wait for td (SR-SUS).
(4) Confirm that the FMR46 bit is set to 1 (reading enabled)
(5) Access the user ROM area.
(6) When the FMR41 bit is set to 0 (erasure restarts), auto-erase operation restarts.

The procedure for entering program-suspend during auto-programming operation is as follows:
(1) Set the FMR40 bit to 1 (suspend enabled)
(2) Set the FMR42 bit to 1 (program-suspend request).
(3) Wait for td (SR-SUS).
(4) Confirm that the FMR46 bit is set to 1 (reading enabled)
(5) Access the user ROM area.
(6) When the FMR42 bit is set to 0 (programming restarts), auto-programming operation restarts.



The above figure shows an example of the use of program-suspend during programming following erase-suspend.

NOTE:
1. If program-suspend is entered during erase-suspend, restart programming first.

Figure 20.15 Timing of Suspend Operation in EW0 Mode

Figure 20.16 shows the Program Flowchart during Erase-Suspend in EW0 Mode.



NOTES:
1. In EW0 mode, the interrupt vector table and interrupt routine for interrupts to be used should be allocated to the RAM area.
2. When no interrupt is used, the instruction to enable interrupts is not needed.
3. td(SR-SUS) is needed until erase or program is suspended after the FMR41 bit or the FMR42 bit in the FMR4 register is set to 1.

Maskable interrupt 1: interrupt in erase-suspend, maskable interrupt 2: interrupt in program-suspend

Figure 20.16 Program Flowchart during Erase-Suspend in EW0 Mode

20.4.3.3 EW0 Mode Interrupts

In EW0 mode, maskable interrupts can be used by allocating a vector in RAM. Table 20.5 lists the EW0 Mode Interrupts. Refer to **20.7.1.3 Non-Maskable Interrupts** for details of the non-maskable interrupt.

Table 20.5 EW0 Mode Interrupts

Status	When Maskable Interrupt Request is Acknowledged
During auto-erasure	Interrupt handling is executed.
Auto-programming	

20.4.4 EW1 Mode

The MCU is switched to EW1 mode by setting the FMR11 bit to 1 (EW1 mode) after setting the FMR01 bit to 1 (CPU rewrite mode enabled).
The FMR0 register can be used to determine when program and erase operations complete. Figure 20.17 shows the How to Set and Exit EW1 Mode.



Figure 20.17 How to Set and Exit EW1 Mode

20.4.4.1 Software Commands

There are four types of software commands:

- Read array
- Clear status register
- Program
- Block erase

Do not execute read status register command in EW1 mode.
Figure 20.18 shows the Software Command Status Transition Diagram in EW1 Mode.



Figure 20.18 Software Command Status Transition Diagram in EW1 Mode

- Read Array Command
  The read array command reads the flash memory.
  When FFh is written to an address in the user ROM area, the MCU enters read array mode. In this mode, the contents of the specified address can be read.
  Read array mode continues until other commands are written. The MCU enters this mode after a reset is deasserted.

- Clear Status Register Command
  The clear status register command sets the status register to 0.
  When 50h is written to an address in the user ROM area, bits FMR07 and FMR06 in the FMR0 register and bits SR5 and SR4 in the status register are set to 00b.

• Program Command

The program command writes data to the flash memory in 1-byte units.
When 40h is written and then data is written to the write address, an auto-program operation (data program and verify) starts.
The FMR00 bit in the FMR0 register can be used to determine whether auto-programming has completed. When suspend function disabled, the FMR00 bit is set to 0 during auto-programming and set to 1 when auto-programming completes. When suspend function enabled, the FMR44 bit is set to 1 during auto-programming and set to 0 when auto-programming completes.
The FMR06 bit in the FMR0 register can be used to determine the result of auto-programming after it has been finished (refer to **20.4.2 Status Check Procedure**).

Do not write additions to the already programmed addresses.
Also, when the FMR02 bit in the FMR0 register is set to 0 (rewrite disabled), or the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewrite disabled), program commands targeting block 0 are not acknowledged.
In EW1 mode, do not execute this command for any address which a rewrite control program is allocated.

Figure 20.19 shows the Program Command in EW1 Mode (When Suspend Function Disabled). Figure 20.20 shows the Program Command in EW1 Mode (When Suspend Function Enabled).



Figure 20.19 Program Command in EW1 Mode (When Suspend Function Disabled)



NOTE:
1. td(SR-SUS) is needed until the interrupt request is acknowledged after it is generated. The interrupt to enter suspend should be in interrupt enabled status.

Figure 20.20 Program Command in EW1 Mode (When Suspend Function Enabled)

• Block Erase
When 20h is first written and then D0h is written to a given block address, an auto-erase operation (erase and verify) of the specified block starts.
The FMR00 bit in the FMR0 register can be used to determine whether auto-erasure has completed.
The FMR00 bit is set to 0 during auto-erasure and set to 1 when auto-erasure completes.
The FMR07 bit in the FMR0 register can be used to determine the result of auto-erasure after auto-erasure has completed (refer to **20.4.2 Status Check Procedure**).

Also, when the FMR02 bit in the FMR0 register is set to 0 (rewrite disabled), or the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewrite disabled), block erase commands targeting block 0 are not acknowledged.
Do not use the block erase command during program-suspend.
Do not execute this command for any address to which a rewrite control program is allocated.

Figure 20.21 shows the Block Erase Command in EW1 Mode (When Suspend Function Disabled). Figure 20.22 shows the Block Erase Command in EW1 Mode (When Suspend Function Enabled).

If the programming and erasure endurance is n (n = 100, 1000, or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1-Kbyte block, and then the block is erased, the erase count stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing programming operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure endurance of the blocks.
It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.



Figure 20.21 Block Erase Command in EW1 Mode (When Suspend Function Disabled)



NOTE:
1. td(SR-SUS) is needed until the interrupt request is acknowledged after it is generated. The interrupt to enter suspend should be in interrupt enabled status.

Figure 20.22 Block Erase Command in EW1 Mode (When Suspend Function Enabled)

20.4.4.2 Suspend Function

The suspend function halts auto-erasure and auto-programming temporarily while these operations are in progress. This function is used for interrupt handling as the user ROM area can be read after the above operations have been suspended.
When the suspend function is used in EW1 mode, the MCU enters erase-suspend or program-suspend after an interrupt request is acknowledged.

To enable the suspend function, set the FMR40 bit to 1 (suspend enabled). The interrupt to enter suspend should also be set to enable beforehand. When td (SR-SUS) has elapsed after the interrupt request is generated, the request is acknowledged.

When an interrupt request is generated during an erase operation, the FMR41 bit is automatically set to 1 (erase-suspend request) and the auto-erase operation suspends. If an auto-erase operation does not complete (FMR00 bit is 0) after an interrupt process completes, the auto-erase operation restarts by setting the FMR41 bit to 0 (erasure restarts).
When an interrupt request is generated during an auto-program operation, the FMR42 bit is automatically set to 1 (program-suspend request) and the auto-program operation suspends. When the auto-program operation does not complete (FMR00 bit is 0) after the interrupt process completes, the auto-program operation can be restarted by setting the FMR42 bit to 0 (programming restarts).
Figure 20.23 shows the Timing of Suspend Operation in EW1 Mode. Figure 20.24 shows the Program Flowchart during Erase-Suspend in EW1 Mode.



The above figure shows an example of the use of program-suspend during programming following erase-suspend.

NOTE:
1. If program-suspend is entered during erase-suspend, restart programming first.

Figure 20.23 Timing of Suspend Operation in EW1 Mode



NOTE:
1. td(SR-SUS) is needed until the interrupt request is acknowledged after it is generated. The interrupt to enter suspend should be in interrupt enabled status.

Maskable interrupt 1: interrupt in erase-suspend, maskable interrupt 2: interrupt in program-suspend

Figure 20.24 Program Flowchart during Erase-Suspend in EW1 Mode

20.4.4.3 EW1 Mode Interrupts

In EW1 mode, maskable interrupts can be used.
Table 20.6 lists the EW1 Mode Interrupts. Refer to **20.7.1.3 Non-Maskable Interrupts** for details of the non-maskable interrupt.

Table 20.6 EW1 Mode Interrupts

Status	When Maskable Interrupt Request is Acknowledged
During auto-erasure (erase-suspend function enabled)	Auto-erasure is suspended after td(SR-SUS) and interrupt handling is executed. Auto-erasure can be restarted by setting the FMR41 bit in theFMR4 register to 0 (erasure restarts) after interrupt handling completes.
During auto-erasure (erase-suspend function disabled)	Auto-erasure has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-erasure completes.
During auto-programming (program suspend function enabled)	Auto-programming is suspended after td(SR-SUS) and interrupt handling is executed. Auto-programming can be restarted by setting the FMR42 bit in the FMR4 register to 0 (programming restarts) after interrupt handling completes.
During auto- programming (program suspend function disabled)	Auto-programming has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-programming completes.

20.5 Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the MCU is mounted on-board by using a serial programmer which is suitable for the MCU.
There are three types of standard serial I/O modes:

- Standard serial I/O mode 1 .....Clock synchronous serial I/O used to connect with a serial programmer
- Standard serial I/O mode 2 .....Clock asynchronous serial I/O used to connect with a serial programmer
- Standard serial I/O mode 3 .....Special clock asynchronous serial I/O used to connect with a serial programmer

This MCU uses standard serial I/O mode 2 and standard serial I/O mode 3.

Refer to **Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator.** Contact the manufacturer of your serial programmer for details. Refer to the user's manual of your serial programmer for instructions on how to use it.

Table 20.7 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2) and Figure 20.25 shows an Example of Pin Processing in Standard Serial I/O Mode 2. Table 20.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3) and Figure 20.26 shows an Example of Pin Processing in Standard Serial I/O Mode 3.
After processing the pins shown in Table 20.8 and rewriting the flash memory using the programmer, apply "H" to the MODE pin and reset the hardware to run a program in the flash memory in single-chip mode.

20.5.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match.
Refer to **13. ID Code Areas** for details of the ID code check.

Table 20.7 Pin Functions (Flash Memory Standard Serial I/O Mode 2)

Pin	Name	I/O	Description
VCC, VSS	Power input		Apply the voltage guaranteed for programming and erasure to the VCC pin and 0 V to the VSS pin.
$\overline{\text{RESET}}$	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	I	Connect a ceramic resonator or crystal oscillator between the XIN and XOUT pins.
P4_7/XOUT	P4_7 input/clock output	I/O	
P0_1 to P0_3, P0_5	Input port P0	I	Input “H” or “L” level signal or leave the pin open.
P1_0 to P1_7	Input port P1	I	
P2_0 to P2_7	Input port P2	I	
P3_3 to P3_5	Input port P3	I	
P4_2/VREF	Input port P4	I	
MODE	MODE	I/O	Input “L”.
P0_0	TXD output	O	Serial data output pin.
P4_5	RXD input	I	Serial data input pin.



NOTES:
1. In this example, modes are switched between single-chip mode and standard serial I/O mode by controlling the MODE input with a switch.
2. An oscillator must be connected. Set the main clock frequency to 1 MHz to 20 MHz. Refer to **Appendix Figure 2.1 Connection Example with M16C Flash Starter (M3A-0806)**.

Figure 20.25 Example of Pin Processing in Standard Serial I/O Mode 2

Table 20.8 Pin Functions (Flash Memory Standard Serial I/O Mode 3)

Pin	Name	I/O	Description
VCC, VSS	Power input		Apply the voltage guaranteed for programming and erasure to the VCC pin and 0 V to the VSS pin.
$\overline{\text{RESET}}$	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	I	Connect a ceramic resonator or crystal oscillator between the XIN and XOUT pins when connecting external oscillator. Apply “H” and “L” or leave the pin open when using as input port.
P4_7/XOUT	P4_7 input/clock output	I/O	
P0_0 to P0_3, P0_5	Input port P0	I	Input “H” or “L” level signal or leave the pin open.
P1_0 to P1_7	Input port P1	I	
P2_0 to P2_7	Input port P2	I	
P3_3 to P3_5	Input port P3	I	
P4_2/VREF, P4_5	Input port P4	I	
MODE	MODE	I/O	Serial data I/O pin. Connect to the flash programmer.



NOTES:
1. Controlled pins and external circuits vary depending on the programmer.
   Refer to the programmer manual for details.
2. In this example, modes are switched between single-chip mode and standard serial I/O mode by connecting a programmer.
3. When operating with the on-chip oscillator clock, it is not necessary to connect an oscillating circuit.

Figure 20.26 Example of Pin Processing in Standard Serial I/O Mode 3

20.6 Parallel I/O Mode

Parallel I/O mode is used to input and output software commands, addresses and data necessary to control (read, program, and erase) the on-chip flash memory. Use a parallel programmer which supports this MCU. Contact the manufacturer of the parallel programmer for more information, and refer to the user's manual of the parallel programmer for details on how to use it.
ROM areas shown in Figures 20.1 and 20.2 can be rewritten in parallel I/O mode.

20.6.1 ROM Code Protect Function

The ROM code protect function disables the reading and rewriting of the flash memory. (Refer to the **20.3.2 ROM Code Protect Function**.)

20.7 Notes on Flash Memory

20.7.1 CPU Rewrite Mode

20.7.1.1 Operating Speed

Before entering CPU rewrite mode (EW0 mode), select 5 MHz or below for the CPU clock using the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register. This does not apply to EW1 mode.

20.7.1.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

20.7.1.3 Non-Maskable Interrupts

- EW0 Mode
  Once a watchdog timer, oscillation stop detection, voltage monitor1, or voltage monitor 2 interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after a fixed period and the flash memory restarts.
  As the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be readable. Execute auto-erasure again and ensure it completes normally.
  The watchdog timer does not stop during command operation, so that interrupt requests may be generated. Initialize the watchdog timer regularly.
  Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.
  Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

- EW1 Mode
  Once a watchdog timer, oscillation stop detection, voltage monitor1, or voltage monitor 2 interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after a fixed period and the flash memory restarts.
  As the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be readable. Execute auto-erasure again and ensure it completes normally.
  The watchdog timer does not stop even during command operation, so that interrupt requests may be generated. Initialize the watchdog timer by using the erase-suspend function.
  Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.
  Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

20.7.1.4 How to Access

Write 0 before writing 1 when setting Bits FMR01, FMR02 in the FMR0 register, or FMR11 bit in the FMR1 register to 1. Do not generate an interrupt between writing 0 and 1.

20.7.1.5 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

20.7.1.6 Program

Do not write additions to the already programmed address.

20.7.1.7 Suspend

Do not use the block erase command during program-suspend.

20.7.1.8 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

20.7.1.9 Program and Erase Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

21. Reducing Power Consumption

21.1 Overview

This chapter describes key points and processing methods for reducing power consumption.

21.2 Key Points and Processing Methods for Reducing Power Consumption

Key points for reducing power consumption are shown below. They should be referred to when designing a system or creating a program.

21.2.1 Voltage Detection Circuit

When voltage monitor 1 is not used, set the VCA26 bit in the VCA2 register to 0 (voltage detection 1 circuit disabled). When voltage monitor 2 is not used, set the VCA27 bit in the VCA2 register to 0 (voltage detection 2 circuit disabled).
If the power-on reset and voltage monitor 0 reset are not used, set the VCA25 bit in the VCA2 register to 0 (voltage detection 0 circuit disabled).

21.2.2 Ports

Even after the MCU enters wait mode or stop mode, the states of the I/O ports are retained. Current flows into the output ports in the active state, and shoot-through current flows into the input ports in the high-impedance state. Unnecessary ports should be set to input and fixed to a stable electric potential before the MCU enters wait mode or stop mode.

21.2.3 Clocks

Power consumption generally depends on the number of the operating clocks and their frequencies. The fewer the number of operating clocks or the lower their frequencies, the more power consumption decreases.
Unnecessary clocks should be stopped accordingly.

Stopping XIN clock: CM05 bit in CM0 register
Stopping low-speed on-chip oscillator oscillation: CM14 bit in CM1 register
Stopping high-speed on-chip oscillator oscillation: HRA00 bit in HRA0 register

21.2.4 Wait Mode, Stop Mode

Power consumption can be reduced in wait mode and stop mode. Refer to **10.4 Power Control** for details.

21.2.5 Stopping Peripheral Function Clocks

If the peripheral function f1, f2, f4, f8, and f32 clocks are not necessary in wait mode, set the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode). This will stop the f1, f2, f4, f8, and f32 clocks in wait mode.

21.2.6 Timers

If timer RA is not used, set the TCKCUT bit in the TRAMR register to 1 (count source cutoff).
If timer RB is not used, set the TCKCUT bit in the TRBMR register to 1 (count source cutoff).

21.2.7 A/D Converter

When A/D conversion is not performed, set the VCUT bit in the ADCON1 register to 0 (VREF unconnected). To perform A/D conversion, wait for at least 1 µs after setting the VCUT bit to 1 (VREF connected) before starting the A/D conversion.

21.2.8 Reducing Internal Power Consumption

When the MCU enters wait mode using low-speed on-chip oscillator mode, internal power consumption can be reduced by using the VCA20 bit in the VCA2 register. Figure 21.1 shows the Handling Procedure of Internal Power Low Consumption Using VCA20 Bit. To enable internal power low consumption by the VCA20 bit, follow Figure 21.1 Handling Procedure of Internal Power Low Consumption Using VCA20 Bit.



NOTES:
1. Execute this routine to handle all interrupts generated in wait mode.
   However, this does not apply if it is not necessary to start the high-speed clock or high-speed on-chip oscillator during the interrupt routine.
2. Do not set the VCA20 bit to 0 with the instruction immediately after setting the VCA20 bit to 1. Also, do not do the opposite.
3. When the VCA20 bit is set to 1, do not set the CM10 bit to 1 (stop mode).
4. When entering wait mode, follow **10.6.2 Wait Mode**.

VCA20: Bit in VCA2 register

Figure 21.1 Handling Procedure of Internal Power Low Consumption Using VCA20 Bit

21.2.9 Stopping Flash Memory

In low-speed on-chip oscillator mode, power consumption can be further reduced by stopping the flash memory using the FMSTP bit in the FMR0 register.

Access to the flash memory is disabled by setting the FMSTP bit to 1 (flash memory stops). The FMSTP bit must be written to by a program transferred to RAM.

When the MUC enters stop mode or wait mode while CPU rewrite mode is disabled, the power for the flash memory is automatically turned off. It is turned back on again after the MCU exit stop mode or wait mode. This eliminates the need to set the FMR0 register.

Figure 21.2 shows the Handling Procedure Example of Low Power Consumption Using FMSTP Bit.



Figure 21.2 Handling Procedure Example of Low Power Consumption Using FMSTP Bit

21.2.10 Low-Current-Consumption Read Mode

In low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR47 bit in the FMR4 register to 1 (enabled).
Figure 21.3 shows the Handling Procedure Example of Low-Current-Consumption Read Mode.



NOTES:
1. To set the FMR47 bit to 1, first write 0 and then write 1 immediately.
   After writing 0, do not generate an interrupt before writing 1.
2. In low-current-consumption read mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled).

FMR47: Bit in FMR4 register

Figure 21.3 Handling Procedure Example of Low-Current-Consumption Read Mode

22. Electrical Characteristics

The electrical characteristics of N version (Topr = –20°C to 85°C) and D version (Topr = –40°C to 85°C) are listed below.
Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = –20°C to 105°C).

Table 22.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
V_{CC}/AV_{CC}	Supply voltage		–0.3 to 6.5	V
V_I	Input voltage		–0.3 to V_{CC} + 0.3	V
V_O	Output voltage		–0.3 to V_{CC} + 0.3	V
P_d	Power dissipation	T_{opr} = 25°C	500	mW
T_{opr}	Operating ambient temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
T_{stg}	Storage temperature		–65 to 150	°C

Table 22.2 Recommended Operating Conditions

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
V_{CC}	Supply voltage			2.2	–	5.5	V
AV_{CC}	Supply voltage			2.7	–	5.5	
V_{SS}/AV_{SS}	Supply voltage			–	0	–	V
V_{IH}	Input “H” voltage			0.8 V_{CC}	–	V_{CC}	V
V_{IL}	Input “L” voltage			0	–	0.2 V_{CC}	V
$I_{OH(sum)}$	Peak sum output “H” current	Sum of all pins $I_{OH(peak)}$		–	–	–160	mA
$I_{OH(sum)}$	Average sum output “H” current	Sum of all pins $I_{OH(avg)}$		–	–	–80	mA
$I_{OH(peak)}$	Peak output “H” current	Except P2_0 to P2_7		–	–	–10	mA
		P2_0 to P2_7		–	–	–40	mA
$I_{OH(avg)}$	Average output “H” current	Except P2_0 to P2_7		–	–	–5	mA
		P2_0 to P2_7		–	–	–20	mA
$I_{OL(sum)}$	Peak sum output “L” currents	Sum of all pins $I_{OL(peak)}$		–	–	160	mA
$I_{OL(sum)}$	Average sum output “L” currents	Sum of all pins $I_{OL(avg)}$		–	–	80	mA
$I_{OL(peak)}$	Peak output “L” currents	Except P2_0 to P2_7		–	–	10	mA
		P2_0 to P2_7		–	–	40	mA
$I_{OL(avg)}$	Average output “L” current	Except P2_0 to P2_7		–	–	5	mA
		P2_0 to P2_7		–	–	20	mA
$f_{(XIN)}$	XIN clock input oscillation frequency		3.0 V ≤ V_{CC} ≤ 5.5 V	0	–	20	MHz
			2.7 V ≤ V_{CC} < 3.0 V	0	–	10	MHz
			2.2 V ≤ V_{CC} < 2.7 V	0	–	5	MHz
–	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ V_{CC} ≤ 5.5 V	0	–	20	MHz
			2.7 V ≤ V_{CC} < 3.0 V	0	–	10	MHz
			2.2 V ≤ V_{CC} < 2.7 V	0	–	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	–	125	–	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ V_{CC} ≤ 5.5 V	–	–	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ V_{CC} ≤ 5.5 V	–	–	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ V_{CC} ≤ 5.5 V	–	–	5	MHz

NOTES:
1. V_{CC} = 2.2 to 5.5 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.

Table 22.3 A/D Converter Characteristics

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
–	Resolution		V_{ref} = AV_{CC}	–	–	10	Bits
–	Absolute accuracy	10-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 5.0 V	–	–	±3	LSB
		8-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 5.0 V	–	–	±2	LSB
		10-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 3.3 V	–	–	±5	LSB
		8-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 3.3 V	–	–	±2	LSB
R_{ladder}	Resistor ladder		V_{ref} = AV_{CC}	10	–	40	kΩ
t_{conv}	Conversion time	10-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 5.0 V	3.3	–	–	µs
		8-bit mode	ϕ_{AD} = 10 MHz, V_{ref} = AV_{CC} = 5.0 V	2.8	–	–	µs
V_{ref}	Reference voltage			2.2	–	AV_{CC}	V
V_{IA}	Analog input voltage(2)			0	–	AV_{CC}	V
–	A/D operating clock frequency	Without sample and hold	V_{ref} = AV_{CC} = 2.7 to 5.5 V	0.25	–	10	MHz
		With sample and hold	V_{ref} = AV_{CC} = 2.7 to 5.5 V	1	–	10	MHz

NOTES:
1. AV_{CC} = 2.7 to 5.5 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Figure 22.1 Ports P0 to P4 Timing Measurement Circuit

Table 22.4 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance(2)	R8C/2K Group	100(3)	–	–	times
		R8C/2L Group	1,000(3)	–	–	times
–	Byte program time		–	50	400	µs
–	Block erase time		–	0.4	9	s
$t_{d(SR-SUS)}$	Time delay from suspend request until suspend		–	–	97+CPU clock × 6 cycles	µs
–	Interval from erase start/restart until following suspend request		650	–	–	µs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3+CPU clock × 4 cycles	µs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.2	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time(7)	Ambient temperature = 55°C	20	–	–	year

NOTES:
1. V_{CC} = 2.7 to 5.5 V at T_{opr} = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance
   The programming and erasure endurance is defined on a per-block basis.
   If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
   However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 22.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance(2)		10,000(3)	–	–	times
–	Byte program time (program/erase endurance ≤ 1,000 times)		–	50	400	µs
–	Byte program time (program/erase endurance > 1,000 times)		–	65	–	µs
–	Block erase time (program/erase endurance ≤ 1,000 times)		–	0.2	9	s
–	Block erase time (program/erase endurance > 1,000 times)		–	0.3	–	s
$t_{d(SR-SUS)}$	Time delay from suspend request until suspend		–	–	97+CPU clock × 6 cycles	µs
–	Interval from erase start/restart until following suspend request		650	–	–	µs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3+CPU clock × 4 cycles	µs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.2	–	5.5	V
–	Program, erase temperature		–20(8)	–	85	°C
–	Data hold time(9)	Ambient temperature = 55 °C	20	–	–	year

NOTES:
1. V_{CC} = 2.7 to 5.5 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. Definition of programming/erasure endurance
   The programming and erasure endurance is defined on a per-block basis.
   If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
   However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. –40°C for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 22.2 Time delay until Suspend

Table 22.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det0}	Voltage detection level		2.2	2.3	2.4	V
–	Voltage detection circuit self power consumption	VCA25 = 1, V_{CC} = 5.0 V	–	0.9	–	µA
$t_{d(E-A)}$	Waiting time until voltage detection circuit operation starts(2)		–	–	300	µs
Vccmin	MCU operating voltage minimum value		2.2	–	–	V

NOTES:
1. The measurement condition is V_{CC} = 2.2 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 22.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det1}	Voltage detection level(4)		2.70	2.85	3.00	V
–	Voltage monitor 1 interrupt request generation time(2)		–	40	–	µs
–	Voltage detection circuit self power consumption	VCA26 = 1, V_{CC} = 5.0 V	–	0.6	–	µA
$t_{d(E-A)}$	Waiting time until voltage detection circuit operation starts(3)		–	–	100	µs

NOTES:
1. The measurement condition is V_{CC} = 2.2 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.
   The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 22.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{det2}	Voltage detection level		3.3	3.6	3.9	V
–	Voltage monitor 2 interrupt request generation time(2)		–	40	–	µs
–	Voltage detection circuit self power consumption	VCA27 = 1, V_{CC} = 5.0 V	–	0.6	–	µA
$t_{d(E-A)}$	Waiting time until voltage detection circuit operation starts(3)		–	–	100	µs

NOTES:
1. The measurement condition is V_{CC} = 2.2 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{det2}.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 22.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics(3)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{por1}	Power-on reset valid voltage(4)		–	–	0.1	V
V_{por2}	Power-on reset or voltage monitor 0 reset valid voltage		0	–	V_{det0}	V
t_{rth}	External power V_{CC} rise gradient(2)		20	–	–	mV/msec

NOTES:
1. The measurement condition is T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. This condition (external power V_{CC} rise gradient) does not apply if $V_{CC} \geq 1.0$ V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. $t_{w(por1)}$ indicates the duration the external power V_{CC} must be held below the effective voltage (V_{por1}) to enable a power on reset. When turning on the power for the first time, maintain $t_{w(por1)}$ for 30 s or more if –20°C ≤ T_{opr} ≤ 85°C, maintain $t_{w(por1)}$ for 3,000 s or more if –40°C ≤ T_{opr} < –20°C.



NOTES:
1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
2. The sampling clock can be selected. Refer to **6. Voltage Detection Circuit** for details.
3. V_{det0} indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** for details.

Figure 22.3 Reset Circuit Electrical Characteristics

Table 22.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	V_{CC} = 2.7 V to 5.5 V −20°C ≤ T_{opr} ≤ 85°C(2)	39.2	40	40.8	MHz
		V_{CC} = 2.7 V to 5.5 V −40°C ≤ T_{opr} ≤ 85°C(2)	39.0	40	41.0	MHz
		V_{CC} = 2.2 V to 5.5 V −20°C ≤ T_{opr} ≤ 85°C(3)	35.2	40	44.8	MHz
		V_{CC} = 2.2 V to 5.5 V −40°C ≤ T_{opr} ≤ 85°C(3)	34.0	40	46.0	MHz
	High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register(4)	V_{CC} = 5.0 V, T_{opr} = 25°C	–	36.864	–	MHz
		V_{CC} = 2.7 V to 5.5 V −20°C ≤ T_{opr} ≤ 85°C	−3%	–	3%	%
–	Value in FRA1 register after reset		08h	–	F7h	–
–	Oscillation frequency adjustment unit of high-speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	–	+0.3	–	MHz
–	Oscillation stability time	V_{CC} = 5.0 V, T_{opr} = 25°C	–	10	100	µs
–	Self power consumption at oscillation	V_{CC} = 5.0 V, T_{opr} = 25°C	–	550	–	µA

NOTES:
1. V_{CC} = 2.2 to 5.5 V, T_{opr} = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.
3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 22.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
–	Oscillation stability time		–	10	100	µs
–	Self power consumption at oscillation	V_{CC} = 5.0 V, T_{opr} = 25°C	–	15	–	µA

NOTE:
1. V_{CC} = 2.2 to 5.5 V, T_{opr} = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.

Table 22.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$t_{d(P-R)}$	Time for internal power supply stabilization during power-on(2)		1	–	2000	µs
$t_{d(R-S)}$	STOP exit time(3)		–	–	150	µs

NOTES:
1. The measurement condition is V_{CC} = 2.2 to 5.5 V and T_{opr} = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 22.13 Electrical Characteristics (1) [V_{CC} = 5 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V_{OH}	Output “H” voltage	Except P2_0 to P2_7, XOUT	I_{OH} = –5 mA		V_{CC} – 2.0	–	V_{CC}	V
			I_{OH} = –200 µA		V_{CC} – 0.5	–	V_{CC}	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OH} = –20 mA	V_{CC} – 2.0	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –5 mA	V_{CC} – 2.0	–	V_{CC}	V
		XOUT	Drive capacity HIGH	I_{OH} = –1 mA	V_{CC} – 2.0	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –500 µA	V_{CC} – 2.0	–	V_{CC}	V
V_{OL}	Output “L” voltage	Except P2_0 to P2_7, XOUT	I_{OL} = 5 mA		–	–	2.0	V
			I_{OL} = 200 µA		–	–	0.45	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OL} = 20 mA	–	–	2.0	V
			Drive capacity LOW	I_{OL} = 5 mA	–	–	2.0	V
		XOUT	Drive capacity HIGH	I_{OL} = 1 mA	–	–	2.0	V
			Drive capacity LOW	I_{OL} = 500 µA	–	–	2.0	V
V_{T+}-V_{T-}	Hysteresis	$\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$, $\overline{KI0}$, $\overline{KI1}$, $\overline{KI2}$, $\overline{KI3}$, TRAIO, RXD0, RXD2, CLK0, CLK2			0.1	0.5	–	V
		$\overline{RESET}$			0.1	1.0	–	V
I_{IH}	Input “H” current		VI = 5 V, V_{CC} = 5 V		–	–	5.0	µA
I_{IL}	Input “L” current		VI = 0 V, V_{CC} = 5 V		–	–	–5.0	µA
R_{PULLUP}	Pull-up resistance		VI = 0 V, V_{CC} = 5 V		30	50	167	kΩ
R_{fXIN}	Feedback resistance	XIN			–	1.0	–	MΩ
V_{RAM}	RAM hold voltage		During stop mode		1.8	–	–	V

NOTE:
1. V_{CC} = 4.2 to 5.5 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 22.14 Electrical Characteristics (2) [Vcc = 5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	10	17	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6	–	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	5	–	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	4	–	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2.5	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	4	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2.5	–	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	–	130	300	µA

Table 22.15 Electrical Characteristics (3) [Vcc = 5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
ICC	Power supply current (VCC = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are VSS	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	25	75	µA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	23	60	µA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	0.8	3.0	µA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	1.2	–	µA

Timing Requirements
(Unless Otherwise Specified: V_{CC} = 5 V, V_{SS} = 0 V at T_{opr} = 25°C) [V_{CC} = 5 V]

Table 22.16 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XIN)}$	XIN input cycle time	50	–	ns
$t_{WH(XIN)}$	XIN input “H” width	25	–	ns
$t_{WL(XIN)}$	XIN input “L” width	25	–	ns



Figure 22.4 XIN Input Timing Diagram when V_{CC} = 5 V

Table 22.17 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TRAIO)}$	TRAIO input cycle time	100	–	ns
$t_{WH(TRAIO)}$	TRAIO input “H” width	40	–	ns
$t_{WL(TRAIO)}$	TRAIO input “L” width	40	–	ns



Figure 22.5 TRAIO Input Timing Diagram when V_{CC} = 5 V

Table 22.18 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200	–	ns
$t_{W(CKH)}$	CLKi input “H” width	100	–	ns
$t_{W(CKL)}$	CLKi input “L” width	100	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	50	–	ns
$t_{h(C-D)}$	RXDi input hold time	90	–	ns

i = 0, 2



Figure 22.6 Serial Interface Timing Diagram when VCC = 5 V

Table 22.19 External Interrupt $\overline{INTi}$ (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	$\overline{INTi}$ input “H” width	250(1)	–	ns
$t_{W(INL)}$	$\overline{INTi}$ input “L” width	250(2)	–	ns

NOTES:
1. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 22.7 External Interrupt $\overline{INTi}$ Input Timing Diagram when VCC = 5 V

Table 22.20 Electrical Characteristics (1) [V_{CC} = 3 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V_{OH}	Output “H” voltage	Except P2_0 to P2_7, XOUT	I_{OH} = –1 mA		V_{CC} – 0.5	–	V_{CC}	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OH} = –5 mA	V_{CC} – 0.5	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –1 mA	V_{CC} – 0.5	–	V_{CC}	V
		XOUT	Drive capacity HIGH	I_{OH} = –0.1 mA	V_{CC} – 0.5	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –50 μA	V_{CC} – 0.5	–	V_{CC}	V
V_{OL}	Output “L” voltage	Except P2_0 to P2_7, XOUT	I_{OL} = 1 mA		–	–	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OL} = 5 mA	–	–	0.5	V
			Drive capacity LOW	I_{OL} = 1 mA	–	–	0.5	V
		XOUT	Drive capacity HIGH	I_{OL} = 0.1 mA	–	–	0.5	V
			Drive capacity LOW	I_{OL} = 50 μA	–	–	0.5	V
V_{T+}-V_{T-}	Hysteresis	$\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$, $\overline{KI0}$, $\overline{KI1}$, $\overline{KI2}$, $\overline{KI3}$, TRAIO, RXD0, RXD2, CLK0, CLK2			0.1	0.3	–	V
		$\overline{RESET}$			0.1	0.4	–	V
I_{IH}	Input “H” current		VI = 3 V, V_{CC} = 3 V		–	–	4.0	μA
I_{IL}	Input “L” current		VI = 0 V, V_{CC} = 3 V		–	–	–4.0	μA
R_{PULLUP}	Pull-up resistance		VI = 0 V, V_{CC} = 3 V		66	160	500	kΩ
R_{fXIN}	Feedback resistance	XIN			–	3.0	–	MΩ
V_{RAM}	RAM hold voltage		During stop mode		1.8	–	–	V

NOTE:
1. V_{CC} =2.7 to 3.3 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 22.21 Electrical Characteristics (2) [Vcc = 3 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
ICC	Power supply current (VCC = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are VSS	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6	–	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2	–	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	–	130	300	µA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	25	70	µA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	23	55	µA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	0.7	3.0	µA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	1.1	–	µA

Timing requirements
(Unless Otherwise Specified: V_{CC} = 3 V, V_{SS} = 0 V at T_{opr} = 25°C) [V_{CC} = 3 V]

Table 22.22 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XIN)}$	XIN input cycle time	100	–	ns
$t_{WH(XIN)}$	XIN input “H” width	40	–	ns
$t_{WL(XIN)}$	XIN input “L” width	40	–	ns



Figure 22.8 XIN Input Timing Diagram when V_{CC} = 3 V

Table 22.23 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TRAIO)}$	TRAIO input cycle time	300	–	ns
$t_{WH(TRAIO)}$	TRAIO input “H” width	120	–	ns
$t_{WL(TRAIO)}$	TRAIO input “L” width	120	–	ns



Figure 22.9 TRAIO Input Timing Diagram when V_{CC} = 3 V

Table 22.24 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	300	–	ns
$t_{W(CKH)}$	CLKi input “H” width	150	–	ns
$t_{W(CKL)}$	CLKi Input “L” width	150	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	80	ns
$t_{h(C-Q)}$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	70	–	ns
$t_{h(C-D)}$	RXDi input hold time	90	–	ns

i = 0, 2



Figure 22.10 Serial Interface Timing Diagram when VCC = 3 V

Table 22.25 External Interrupt $\overline{INTi}$ (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	$\overline{INTi}$ input “H” width	380(1)	–	ns
$t_{W(INL)}$	$\overline{INTi}$ input “L” width	380(2)	–	ns

NOTES:
1. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 22.11 External Interrupt $\overline{INTi}$ Input Timing Diagram when VCC = 3 V

Table 22.26 Electrical Characteristics (1) [V_{CC} = 2.2 V]

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V_{OH}	Output “H” voltage	Except P2_0 to P2_7, XOUT	I_{OH} = –1 mA		V_{CC} – 0.5	–	V_{CC}	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OH} = –2 mA	V_{CC} – 0.5	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –1 mA	V_{CC} – 0.5	–	V_{CC}	V
		XOUT	Drive capacity HIGH	I_{OH} = –0.1 mA	V_{CC} – 0.5	–	V_{CC}	V
			Drive capacity LOW	I_{OH} = –50 μA	V_{CC} – 0.5	–	V_{CC}	V
V_{OL}	Output “L” voltage	Except P2_0 to P2_7, XOUT	I_{OL} = 1 mA		–	–	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	I_{OL} = 2 mA	–	–	0.5	V
			Drive capacity LOW	I_{OL} = 1 mA	–	–	0.5	V
		XOUT	Drive capacity HIGH	I_{OL} = 0.1 mA	–	–	0.5	V
			Drive capacity LOW	I_{OL} = 50 μA	–	–	0.5	V
V_{T+}-V_{T-}	Hysteresis	$\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$, $\overline{KI0}$, $\overline{KI1}$, $\overline{KI2}$, $\overline{KI3}$, TRAIO, RXD0, RXD2, CLK0, CLK2			0.05	0.3	–	V
		$\overline{RESET}$			0.05	0.15	–	V
I_{IH}	Input “H” current		VI = 2.2 V		–	–	4.0	μA
I_{IL}	Input “L” current		VI = 0 V		–	–	–4.0	μA
R_{PULLUP}	Pull-up resistance		VI = 0 V		100	200	600	kΩ
R_{fXIN}	Feedback resistance	XIN			–	5	–	MΩ
V_{RAM}	RAM hold voltage		During stop mode		1.8	–	–	V

NOTE:
1. V_{CC} = 2.2 V at T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 22.27 Electrical Characteristics (2) [Vcc = 2.2 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
I_{CC}	Power supply current (V_{CC} = 2.2 to 2.7 V) Single-chip mode, output pins are open, other pins are V_{SS}	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	–	mA
			XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	–	100	230	µA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	22	60	µA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	20	55	µA
		Stop mode	XIN clock off, T_{opr} = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	0.7	3.0	µA
			XIN clock off, T_{opr} = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	1.1	–	µA

Timing requirements
(Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V at T_{opr} = 25°C) [V_{CC} = 2.2 V]

Table 22.28 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XIN)}$	XIN input cycle time	200	–	ns
$t_{WH(XIN)}$	XIN input “H” width	90	–	ns
$t_{WL(XIN)}$	XIN input “L” width	90	–	ns



Figure 22.12 XIN Input Timing Diagram when V_{CC} = 2.2 V

Table 22.29 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TRAIO)}$	TRAIO input cycle time	500	–	ns
$t_{WH(TRAIO)}$	TRAIO input “H” width	200	–	ns
$t_{WL(TRAIO)}$	TRAIO input “L” width	200	–	ns



Figure 22.13 TRAIO Input Timing Diagram when V_{CC} = 2.2 V

Table 22.30 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	800	–	ns
$t_{W(CKH)}$	CLKi input “H” width	400	–	ns
$t_{W(CKL)}$	CLKi input “L” width	400	–	ns
$t_{d(C-Q)}$	TXDi output delay time	–	200	ns
$t_{h(C-Q)}$	TXDi hold time	0	–	ns
$t_{su(D-C)}$	RXDi input setup time	150	–	ns
$t_{h(C-D)}$	RXDi input hold time	90	–	ns

i = 0, 2



Figure 22.14 Serial Interface Timing Diagram when VCC = 2.2 V

Table 22.31 External Interrupt $\overline{INTi}$ (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{W(INH)}$	$\overline{INTi}$ input “H” width	1000(1)	–	ns
$t_{W(INL)}$	$\overline{INTi}$ input “L” width	1000(2)	–	ns

NOTES:
1. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{INTi}$ input filter select bit, use an $\overline{INTi}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 22.15 External Interrupt $\overline{INTi}$ Input Timing Diagram when VCC = 2.2 V

23. Usage Notes

23.1 Notes on Clock Generation Circuit

23.1.1 Stop Mode

When entering stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.
Insert at least 4 NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

```
        BCLR    1,FMR0          ; CPU rewrite mode disabled
        BSET    0,PRCR          ; Protect disabled
        FSET    I               ; Enable interrupt
        BSET    0,CM1           ; Stop mode
        JMP.B   LABEL_001
LABEL_001 :
        NOP
        NOP
        NOP
        NOP
```

23.1.2 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

```
        BCLR    1,FMR0          ; CPU rewrite mode disabled
        FSET    I               ; Enable interrupt
        WAIT                    ; Wait mode
        NOP
        NOP
        NOP
        NOP
```

23.1.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is 2 MHz or below, set bits OCD1 to OCD0 to 00b.

23.1.4 Oscillation Circuit Constants

Ask the manufacturer of the oscillator to specify the best oscillation circuit constants for your system.
To use this MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), the CM15 bit to 1 (high drive capacity), and connect the feedback resistor to the chip externally.

23.2 Notes on Interrupts

23.2.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to 0.
If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

23.2.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to 0000h after reset. Therefore, if an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

23.2.3 External Interrupt and Key Input Interrupt

Either “L” level or an “H” level of width shown in the Electrical Characteristics is necessary for the signal input to pins $\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{INT3}}$ and pins $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$, regardless of the CPU clock.
For details, refer to **Table 22.19** (VCC = 5V), **Table 22.25** (VCC = 3V), **Table 22.31** (VCC = 2.2V) **External Interrupt $\overline{\text{INT}}$i (i = 0, 1, 3) Input**.

23.2.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. When using an interrupt, set the IR bit to 0 (no interrupt requested) after changing the interrupt source. In addition, changes of interrupt sources include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, if a mode change of a peripheral function involves interrupt sources, edge polarities, and timing, set the IR bit to 0 (no interrupt requested) after the change. Refer to the individual peripheral function for its related interrupts.
Figure 23.1 shows an Example of Procedure for Changing Interrupt Sources.



IR bit: The interrupt control register bit of an interrupt whose source is changed.

NOTES:
1. Execute the above settings individually. Do not execute two or more settings at once (by one instruction).
2. To prevent interrupt requests from being generated disable the peripheral function before changing the interrupt source. In this case, use the I flag if all maskable interrupts can be disabled. If all maskable interrupts cannot be disabled, use bits ILVL0 to ILVL2 of the interrupt whose source is changed.
3. Refer to **12.6.5 Changing Interrupt Control Register Contents** for the instructions to be used and usage notes.

Figure 23.1 Example of Procedure for Changing Interrupt Sources

23.2.5 Changing Interrupt Control Register Contents

(a) The contents of an interrupt control register can only be changed while no interrupt requests corresponding to that register are generated. If interrupt requests may be generated, disable interrupts before changing the interrupt control register contents.

(b) When changing the contents of an interrupt control register after disabling interrupts, be careful to choose appropriate instructions.
Changing any bit other than IR bit
If an interrupt request corresponding to a register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register: AND, OR, BCLR, BSET
Changing IR bit
If the IR bit is set to 0 (interrupt not requested), it may not be set to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(c) When disabling interrupts using the I flag, set the I flag as shown in the sample programs below. Refer to (b) regarding changing the contents of interrupt control registers by the sample programs.

Sample programs 1 to 3 are for preventing the I flag from being set to 1 (interrupts enabled) before the interrupt control register is changed for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag from being set to 1 before interrupt control register is changed

```
INT_SWITCH1:
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    NOP                     ;
    NOP
    FSET    I               ; Enable interrupts
```

Example 2: Use dummy read to delay FSET instruction

```
INT_SWITCH2:
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    MOV.W   MEM,R0          ; Dummy read
    FSET    I               ; Enable interrupts
```

Example 3: Use POPC instruction to change I flag

```
INT_SWITCH3:
    PUSHC   FLG
    FCLR    I               ; Disable interrupts
    AND.B   #00H,0056H      ; Set TRAIC register to 00h
    POPC    FLG             ; Enable interrupts
```

23.3 Notes on Timers

23.3.1 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.
  During this time, do not access registers associated with timer RA(1) other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count).
  The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.
  During this time, do not access registers associated with timer RA(1) other than the TCSTF bit.

  NOTE:
  1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.

- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

23.3.2 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.
  During this time, do not access registers associated with timer RB(1) other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).
  The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.
  During this time, do not access registers associated with timer RB(1) other than the TCSTF bit.

  NOTE:
  1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.

- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

23.3.2.1 Timer mode

The following workaround should be performed in timer mode.
To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

23.3.2.2 Programmable waveform generation mode

The following three workarounds should be performed in programmable waveform generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

(2) To change registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), synchronize the TRBO output cycle using a timer RB interrupt, etc. This operation should be preformed only once in the same output cycle. Also, make sure that writing to the TRBPR register does not occur during period A shown in Figures 23.2 and 23.3.

The following shows the detailed workaround examples.

- Workaround example (a):
  As shown in Figure 23.2, write to registers TRBSC and TRBPR in the timer RB interrupt routine. These write operations must be completed by the beginning of period A.



Figure 23.2 Workaround Example (a) When Timer RB interrupt is Used

• Workaround example (b):
As shown in Figure 23.3 detect the start of the primary period by the TRBO pin output level and write to registers TRBSC and TRBPR. These write operations must be completed by the beginning of period A.
If the port register's bit value is read after the port direction register's bit corresponding to the TRBO pin is set to 0 (input mode), the read value indicates the TRBO pin output value.



Figure 23.3 Workaround Example (b) When TRBO Pin Output Value is Read

(3) To stop the timer counting in the primary period, use the TSTOP bit in the TRBCR register. In this case, registers TRBPRE and TRBPR are initialized and their values are set to the values after reset.

23.3.2.3 Programmable one-shot generation mode

The following two workarounds should be performed in programmable one-shot generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

• When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.

• When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

(2) Do not set both the TRBPRE and TRBPR registers to 00h.

23.3.2.4 Programmable wait one-shot generation mode

The following three workarounds should be performed in programmable wait one-shot generation mode.

(1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

(2) Do not set both the TRBPRE and TRBPR registers to 00h.

(3) Set registers TRBSC and TRBPR using the following procedure.

(a) To use "$\overline{\text{INT0}}$ pin one-shot trigger enabled" as the count start condition
Set the TRBSC register and then the TRBPR register. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before trigger input from the $\overline{\text{INT0}}$ pin.

(b) To use "writing 1 to TOSST bit" as the start condition
Set the TRBSC register, the TRBPR register, and then TOSST bit. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before writing to the TOSST bit.

23.3.3 Notes on Timer RC

23.3.3.1 TRC Register

- The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).
  When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.
  If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

- Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

```
Program Example     MOV.W   #XXXXh, TRC     ;Write
                    JMP.B   L1              ;JMP.B instruction
                L1: MOV.W   TRC,DATA        ;Read
```

23.3.3.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

```
Program Example     MOV.B   #XXh, TRCSR     ;Write
                    JMP.B   L1              ;JMP.B instruction
                L1: MOV.B   TRCSR,DATA      ;Read
```

23.3.3.3 Count Source Switching

- Stop the count before switching the count source.

Switching procedure
(1) Set the TSTART bit in the TRCMR register to 0 (count stops).
(2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.

- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure
(1) Set the TSTART bit in the TRCMR register to 0 (count stops).
(2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
(3) Wait for a minimum of two cycles of f1.
(4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

23.3.3.4 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to **Table 16.11 Timer RC Operation Clock**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

23.3.3.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

23.3.4 Notes on Timer RD

23.3.4.1 TRDSTR Register

- Set the TRDSTR register using the MOV instruction.

- When the CSELi (i = 0 to 1) is set to 0 (the count stops at compare match of registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.
- Therefore, set the TSTARTi bit to 0 to change other bits without changing the TSTARTi bit when the CSELi bit is se to 0.
- To stop counting by a program, set the TSTARTi bit after setting the CSELi bit to 1. Although the CSELi bit is set to 1 and the TSTARTi bit is set to 0 at the same time (with 1 instruction), the count cannot be stopped.
- Table 23.1 lists the TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops to use the TRDIOji (j = A, B, C, or D) pin with the timer RD output.

Table 23.1 TRDIOji (j = A, B, C, or D) Pin Output Level when Count Stops

Count Stop	TRDIOji Pin Output when Count Stops
When the CSELi bit is set to 1, set the TSTARTi bit to 0 and the count stops.	Hold the output level immediately before the count stops.
When the CSELi bit is set to 0, the count stops at compare match of registers TRDi and TRDGRAi.	Hold the output level after output changes by compare match.

23.3.4.2 TRDi Register (i = 0 or 1)

- When writing the value to the TRDi register by a program while the TSTARTi bit in the TRDSTR register is set to 1 (count starts), avoid overlapping with the timing for setting the TRDi register to 0000h, and then write. If the timing for setting the TRDi register to 0000h overlaps with the timing for writing the value to the TRDi register, the value is not written and the TRDi register is set to 0000h.
  These precautions are applicable when selecting the following by bits CCLR2 to CCLR0 in the TRDCRi register.
  - 001b (Clear by the TRDi register at compare match with the TRDGRAi register.)
  - 010b (Clear by the TRDi register at compare match with the TRDGRBi register.)
  - 011b (Synchronous clear)
  - 101b (Clear by the TRDi register at compare match with the TRDGRCi register.)
  - 110b (Clear by the TRDi register at compare match with the TRDGRDi register.)

- When writing the value to the TRDi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

```
Program example     MOV.W   #XXXXh, TRD0     ;Writing
                    JMP.B   L1               ;JMP.B
                L1: MOV.W   TRD0,DATA        ;Reading
```

23.3.4.3 TRDSRi Register (i = 0 or 1)

When writing the value to the TRDSRi register and continuously reading the same register, the value before writing may be read. In this case, execute the JMP.B instruction between the writing and reading.

```
Program example     MOV.B   #XXh, TRDSR0     ;Writing
                    JMP.B   L1               ;JMP.B
                L1: MOV.B   TRDSR0,DATA      ;Reading
```

23.3.4.4 Count Source Switch

• Switch the count source after the count stops.

Change procedure

(1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
(2) Change bits TCK2 to TCK0 in the TRDCRi register.

• When changing the count source from fOCO40M to another source and stopping fOCO40M, wait 2 cycles of f1 or more after setting the clock switch, and then stop fOCO40M.

Change procedure

(1) Set the TSTARTi (i = 0 or 1) bit in the TRDSTR register to 0 (count stops).
(2) Change bits TCK2 to TCK0 in the TRDCRi register.
(3) Wait 2 or more cycles of f1.
(4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator stops).

23.3.4.5 Input Capture Function

• Set the pulse width of the input capture signal to 3 or more cycles of the timer RD operation clock (refer to **Table 16.25 Timer RD Operation Clocks**).

• The value in the TRDi register is transferred to the TRDGRji register 2 to 3 cycles of the timer RD operation clock after the input capture signal is applied to the TRDIOji pin (i = 0 or 1, j = either A, B, C, or D) (no digital filter).

23.3.4.6 Reset Synchronous PWM Mode

• When reset synchronous PWM mode is used for motor control, make sure OLS0 = OLS1.

• Set to reset synchronous PWM mode by the following procedure:

Change procedure

(1) Set the TSTART0 bit in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
(3) Set bits CMD1 to CMD0 to 01b (reset synchronous PWM mode).
(4) Set the other registers associated with timer RD again.

23.3.4.7 Complementary PWM Mode

• When complementary PWM mode is used for motor control, make sure OLS0 = OLS1.

• Change bits CMD1 to CMD0 in the TRDFCR register in the following procedure.

Change procedure: When setting to complementary PWM mode (including re-set), or changing the transfer timing from the buffer register to the general register in complementary PWM mode.

(1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD0 in the TRDFCR register to 00b (timer mode, PWM mode, and PWM3 mode).
(3) Set bits CMD1 to CMD0 to 10b or 11b (complementary PWM mode).
(4) Set the registers associated with other timer RD again.

Change procedure: When stopping complementary PWM mode

(1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
(2) Set bits CMD1 to CMD to 00b (timer mode, PWM mode, and PWM3 mode).

• Do not write to TRDGRA0, TRDGRB0, TRDGRA1, or TRDGRB1 register during operation.
When changing the PWM waveform, transfer the values written to registers TRDGRD0, TRDGRC1, and TRDGRD1 to registers TRDGRB0, TRDGRA1, and TRDGRB1 using the buffer operation.
However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits BFD0, BFC1, and BFD1 to 0 (general register). After this, bits BFD0, BFC1, and BFD1 may be set to 1 (buffer register).
The PWM period cannot be changed.

• If the value in the TRDGRA0 register is assumed to be m, the TRD0 register counts m-1, m, m+1, m, m-1, in that order, when changing from increment to decrement operation.

When changing from m to m+1, the IMFA bit is set to 1. Also, bits CMD1 to CMD0 in the TRDFCR register are set to 11b (complementary PWM mode, buffer data transferred at compare match between registers TRD0 and TRDGRA0), the content in the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

During m+1, m, and m-1 operation, the IMFA bit remains unchanged and data are not transferred to registers such as the TRDGRA0 register.



Figure 23.4 Operation at Compare Match between Registers TRD0 and TRDGRA0 in Complementary PWM Mode

• The TRD1 register counts 1, 0, FFFFh, 0, 1, in that order, when changing from decrement to increment operation.
The UDF bit is set to 1 when changing between 1, 0, and FFFFh operation. Also, when bits CMD1 to CMD0 in the TRDFCR register are set to 10b (complementary PWM mode, buffer data transferred at underflow in the TRD1 register), the content in the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1). During FFFFh, 0, 1 operation, data are not transferred to registers such as the TRDGRB0 register. Also, at this time, the OVF bit remains unchanged.



Figure 23.5 Operation when TRD1 Register Underflows in Complementary PWM Mode

• Select with bits CMD1 to CMD0 the timing of data transfer from the buffer register to the general register. However, transfer takes place with the following timing in spite of the value of bits CMD1 to CMD0 in the following cases:

Value in buffer register ≥ value in TRDGRA0 register:
Transfer take place at underflow of the TRD1 register.
After this, when the buffer register is set to 0001h or above and a smaller value than the value of the TRDGRA0 register, and the TRD1 register underflows for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.



Figure 23.6 Operation when Value in Buffer Register ≥ Value in TRDGRA0 Register in Complementary PWM Mode

When the value in the buffer register is set to 0000h:
Transfer takes place at compare match between registers TRD0 and TRDGRA0.
After this, when the buffer register is set to 0001h or above and a smaller value than the value of the TRDGRA0 register, and a compare match occurs between registers TRD0 and TRDGRA0 for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 to CMD0.



The above applies under the following conditions:
- Bits CMD1 to CMD0 in the TRDFCR register are set to 10b (data in the buffer register is transferred at underflow of the TRD1 register in PWM mode).
- Both the OLS0 and OLS1 bits in the TRDFCR register are set to 1 (active “H” for normal-phase and counter-phase).

Figure 23.7 Operation when Value in Buffer Register Is Set to 0000h in Complementary PWM Mode

23.3.4.8 Count Source fOCO40M

- The count source fOCO40M can be used with supply voltage VCC = 3.0 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in registers TRDCR0 and TRDCR to 110b (select fOCO40M as the count source).

23.4 Notes on Serial Interface

- When reading data from the UiRB (i = 0 or 2) register either in the clock synchronous serial I/O mode or in the clock asynchronous serial I/O mode. Ensure the data is read in 16-bit units. When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.
  To check receive errors, read the UiRB register and then use the read data.

  Example (when reading receive buffer register):
  ```
  MOV.W    00A6H,R0    ; Read the U0RB register
  ```

- When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first then the low-order byte, in 8-bit units.

  Example (when reading transmit buffer register):
  ```
  MOV.B    #XXH,00A3H  ; Write the high-order byte of U0TB register
  MOV.B    #XXH,00A2H  ; Write the low-order byte of U0TB register
  ```

23.5 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

23.6 Notes on A/D Converter

- Write to each bit (other than bit 6) in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register when A/D conversion is stopped (before a trigger occurs).
  When the VCUT bit in the ADCON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for at least 1 μs before starting the A/D conversion.
- After changing the A/D operating mode, select an analog input pin again.
- When using the one-shot mode, ensure that A/D conversion is completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can be used to determine whether A/D conversion is completed.
- When using the repeat mode, select the frequency of the A/D converter operating clock ϕAD or more for the CPU clock during A/D conversion.
- If the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program and A/D conversion is forcibly terminated during an A/D conversion operation, the conversion result of the A/D converter will be undefined. If the ADST bit is set to 0 by a program, do not use the value of the AD register.
- Connect 0.1 μF capacitor between the P4_2/VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode when the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode) during A/D conversion.

23.7 Notes on Flash Memory

23.7.1 CPU Rewrite Mode

23.7.1.1 Operating Speed

Before entering CPU rewrite mode (EW0 mode), select 5 MHz or below for the CPU clock using the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register. This does not apply to EW1 mode.

23.7.1.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

23.7.1.3 Non-Maskable Interrupts

- EW0 Mode

  Once a watchdog timer, oscillation stop detection, voltage monitor1, or voltage monitor 2 interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after a fixed period and the flash memory restarts.
  As the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be readable. Execute auto-erasure again and ensure it completes normally.
  The watchdog timer does not stop during command operation, so that interrupt requests may be generated. Initialize the watchdog timer regularly.
  Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.
  Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

- EW1 Mode

  Once a watchdog timer, oscillation stop detection, voltage monitor1, or voltage monitor 2 interrupt request is acknowledged, auto-erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after a fixed period and the flash memory restarts.
  As the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be readable. Execute auto-erasure again and ensure it completes normally.
  The watchdog timer does not stop even during command operation, so that interrupt requests may be generated. Initialize the watchdog timer by using the erase-suspend function.
  Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.
  Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

23.7.1.4 How to Access

Write 0 before writing 1 when setting Bits FMR01, FMR02 in the FMR0 register, or FMR11 bit in the FMR1 register to 1. Do not generate an interrupt between writing 0 and 1.

23.7.1.5 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

23.7.1.6 Program

Do not write additions to the already programmed address.

23.7.1.7 Suspend

Do not use the block erase command during program-suspend.

23.7.1.8 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

23.7.1.9 Program and Erase Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 V to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

23.8 Notes on Noise

23.8.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up

Connect a bypass capacitor (at least 0.1 μF) using the shortest and thickest write possible.

23.8.2 Countermeasures against Noise Error of Port Control Registers

During rigorous noise testing or the like, external noise (mainly power supply system noise) can exceed the capacity of the MCU's internal noise control circuitry. In such cases the contents of the port related registers may be changed.

As a firmware countermeasure, it is recommended that the port registers, port direction registers, and pull-up control registers be reset periodically. However, examine the control processing fully before introducing the reset routine as conflicts may be created between the reset routine and interrupt routines.

24. Notes for On-Chip Debugger

When using the on-chip debugger to develop and debug programs for the R8C/2K Group and R8C/2L Group take note of the following.

(1) Some of the user flash memory and RAM areas are used by the on-ship debugger. These areas cannot be accessed by the user.
Refer to the on-chip debugger manual for which areas are used.
(2) Do not set the address match interrupt (registers AIER, RMAD0, and RMAD1 and fixed vector tables) in a user system.
(3) Do not use the BRK instruction in a user system.
(4) Debugging is available under the condition of supply voltage VCC = 2.7 to 5.5 V. Debugging with the on-chip debugger under less than 2.7 V is not allowed.

Connecting and using the on-chip debugger has some special restrictions. Refer to the on-chip debugger manual for details.

Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP32-7x7-0.80	PLQP0032GB-A	32P6U-A	0.2g





Terminal cross section



Detail F

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A_2	—	1.4	—
H_D	8.8	9.0	9.2
H_E	8.8	9.0	9.2
A	—	—	1.7
A_1	0	0.1	0.2
b_p	0.32	0.37	0.42
b_1	—	0.35	—
c	0.09	0.145	0.20
c_1	—	0.125	—
θ	0°	—	8°
e	—	0.8	—
x	—	—	0.20
y	—	—	0.10
Z_D	—	0.7	—
Z_E	—	0.7	—
L	0.3	0.5	0.7
L_1	—	1.0	—

Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator

Appendix Figure 2.1 shows a Connection Example with M16C Flash Starter (M3A-0806) and Appendix Figure 2.2 shows a Connection Example with E8 Emulator (R0E000080KCE00).



Appendix Figure 2.1 Connection Example with M16C Flash Starter (M3A-0806)



Appendix Figure 2.2 Connection Example with E8 Emulator (R0E000080KCE00)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows an Example of Oscillation Evaluation Circuit.



NOTE:
1. After reset, the XIN clock stops.
Write a program to oscillate the XIN clock.

Appendix Figure 3.1 Example of Oscillation Evaluation Circuit

Index

[A]
AD 351
ADCON0 350
ADCON1 351
ADCON2 351
ADIC 102
AIER 117

[C]
CM0 74
CM1 75
CSPR 131

[F]
FMR0 367
FMR1 370
FMR4 371
FRA0 77
FRA1 77
FRA2 78
FRA6 78
FRA7 78

[I]
INT0IC 104
INT1IC 104
INT3IC 104
INTEN 111
INTF 112

[K]
KIEN 115
KUPIC 102

[L]
LINCR 335
LINCR2 335
LINST 336

[O]
OCD 76
OFS 26, 126, 131, 365

[P]
P2DRR 55
PDi (i = 0 to 4) 54
Pi (i = 0 to 4) 55
PINSR1 ..... 56, 321
PINSR2 ..... 56, 153
PINSR3 ..... 56, 177
PM0 69
PM1 69
PMR 56, 111
PRCR 96
PUR0 57
PUR1 57

[R]
RMAD0 117
RMAD1 117

[S]
S0RIC 102
S0TIC 102
S2RIC 102
S2TIC 102

[T]
TRA 138
TRACR 137
TRAIC 102
TRAIOC 137, 139, 142, 144, 146, 149
TRAMR 138
TRAPRE 138
TRBCR 154
TRBIC 102
TRBIOC 155, 157, 161, 164, 168
TRBMR 155
TRBOCR 154
TRBPR 156
TRBPRE 156
TRBSC 156
TRC 181
TRCCR1 ..... 178, 201, 205, 210
TRCCR2 182
TRCDF 183
TRCGRA 181
TRCGRB 181
TRCGRC 181
TRCGRD 181
TRCIC 103
TRCIER 179
TRCIOR0 ..... 185, 194, 199
TRCIOR1 ..... 185, 195, 200
TRCMR 177
TRCOER 184
TRCSR 180
TRD0 ..... 237, 253, 267, 278, 290, 304
TRD0IC 103
TRD1 ..... 237, 253, 267, 290
TRD1IC 103
TRDCR0 ..... 233, 248, 264, 276, 287, 302
TRDCR1 ..... 233, 248, 264, 287
TRDDF0 232
TRDDF1 232
TRDFCR 231, 245, 262, 274, 285, 299
TRDGRAi (i = 0 to 1) 238, 253, 268, 279, 290, 305
TRDGRBi (i = 0 to 1) 238, 253, 268, 279, 290, 305
TRDGRCi (i = 0 to 1) 238, 253, 268, 279, 290, 305
TRDGRDi (i = 0 to 1) 238, 253, 268, 279, 290, 305
TRDIER0 ..... 237, 252, 266, 278, 289, 304
TRDIER1 ..... 237, 252, 266, 278, 289, 304
TRDIORA0 ..... 234, 249
TRDIORA1 ..... 234, 249
TRDIORC0 ..... 235, 250
TRDIORC1 ..... 235, 250
TRDMR 229, 243, 260, 273, 284, 298
TRDOCR 247, 264, 301
TRDOER1 ..... 246, 263, 275, 286, 300
TRDOER2 ..... 246, 263, 275, 286, 300
TRDPMR 230, 244, 261
TRDPOCR0 267
TRDPOCR1 267
TRDSR0 ..... 236, 251, 265, 277, 288, 303
TRDSR1 ..... 236, 251, 265, 277, 288, 303
TRDSTR 229, 243, 260, 273, 283, 297

[U]
U0BRG 318
U0C0 319
U0C1 320
U0MR 318
U0RB 320
U0TB 319
U2BRG 318
U2C0 319
U2C1 320
U2MR 318
U2RB 320
U2TB 319

[V]
VCA1 35
VCA2 ..... 35, 79
VW0C 36
VW1C 37
VW2C 38

[W]
WDC 130
WDTR 130
WDTS 130

REVISION HISTORY	R8C/2K Group, R8C/2L Group Hardware Manual

Rev.	Date	Description	
		Page	Summary
0.10	Jul 20, 2007	–	First Edition issued
0.20	Aug 31, 2007	108	Figure 12.11 “UART1 receive”, “UART1 transmit” deleted
		199	Figure 16.50 “• The CCLR bit in the TRCCR1 register is set to 0 .... compare match).” → “• The CCLR bit in the TRCCR1 register is set to 1 .... compare match).”
		200	Table 16.20 “j = A, B, C, or D” → “ j = B, C, or D”
		254	Figure 16.96 revised
		338	Figure 18.9 “When the SBE bit .... timer RA may be used in timer mode after the SBDCT flag in the LINST register is set to 1.” → “When the SBE bit .... timer RA can be used in timer mode after the SBDCT flag in the LINST register is set to 1 and the RXDSF flag is set to 0.”
		355	Figure 19.10 “SW5 conducts when compare operation is in progress.” added
		442	Appendix Figure 2.1 revised
1.00	Nov 7, 2007	All pages	“Preliminary” deleted
		3, 5	Table 1.2, Table 1.4; Current consumption: “TBD” → “Typ. 10 mA” “Typ. 6 mA” “Typ. 2.0 μA” “Typ. 0.7 μA” revised
		6, 7	Table 1.5, Table 1.6 revised Figure 1.1, Figure 1.2; ROM number “XXX” added, NOTE1 added
		20	Table 4.4 “005Fh” “006Fh” “007Fh” “008Fh” added
		45, 56	Figure 7.11 added
		58 to 60	Table 7.5 NOTE3 added Table 7.6, Table 7.7, Table 7.10, Table 7.12, Table 7.14 NOTE2 added
		65	Table 7.28 NOTE2 and NOTE3 added Table 7.29, Table 7.31 NOTE2 added
		111	Figure 12.12 added
		136	Figure 16.1 “TSTART” → “TCSTF” revised
		153	Figure 16.13 added
		176	Table 16.13 “00F7h” added
		177	Figure 16.28 added
		307	Figure 16.145 “TSTP0” → “CSEL0” revised
		321	Figure 17.6 added
		402	Table 22.2 NOTE2 revised
		410, 411	Table 22.14, Table 22.15 revised
		415, 419	Table 22.21, Table 22.27 revised
		447	Appendix Figure 3.1 revised

REVISION HISTORY	R8C/2K Group, R8C/2L Group Hardware Manual

Rev.	Date	Description	
		Page	Summary
1.10	Dec 21, 2007	3, 5	Table 1.2, Table 1.4: revised, NOTE2 added
		6, 7	Figure 1.1, Figure 1.2: “Y: Operating ambient ....”, NOTE1 added
		15, 16	Figure 3.1, Figure 3.2: “Expanded area” deleted
		17	Table 4.1 “002Ch” added, “003Bh” “003Ch” “003Dh” deleted
		20	Table 4.4 “00D4h” “00D6h” revised
		22	Table 4.6 “0143h” revised
		35	Figure 6.5 “VCA Register” NOTE7 deleted
		59	Table 7.11 revised
		73	Figure 10.2 revised
		78	Figure 10.7 “FRA7 Register” added
		79	Figure 10.8 NOTE7 deleted
		82	10.2.2 revised
		83	10.3.8 revised
		185	Figure 16.38 TRCIOR0: b3 revised, NOTE4 added
		192	16.3.4, Table 16.16: revised
		193	Figure 16.44 revised
		194	Figure 14.45 b3 revised, NOTE3 added
		199	Figure 14.49 b3 revised
		203	Table 16.20 Interrupt request generation timing: Specification “... and TRCGRj match)” → “... and TRCGRh match)” “h = A, B, C, or D” added
		209	Table 16.22 “ j = A, B, C, or D” → “ j = A, B, or C”
		297	Figure 16.135 b1 revised
		331	Table 17.7 revised
		402	22. “The electrical characteristics ....” added
		408	Table 21.10 Symbol “fOCO40M”: Parameter added, NOTE4 added

R8C/2K Group, R8C/2L Group Hardware Manual

Publication Date: Rev.0.10 Jul 20, 2007
Rev.1.10 Dec 21, 2007

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan

R8C/2K Group, R8C/2L Group
Hardware Manual

Renesas Electronics Corporation
1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0406-0110