

Key Features

- RoHS lead free and lead-solder-exempt products are available
- · High efficiency multiphase synchronous buck topology
- Low noise fixed frequency operation
- Wide input voltage range: 5V–13.8 V
- High continuous output current: 60 A
- Programmable output voltage range: 0.6 V-1.98 V
- Overcurrent, output overvoltage, and overtemperature protections with automatic restart
- Remote differential output voltage sense
- Power Good signal
- Enable input
- Start up into prebiased load
- No minimum load requirements
- High MTBF of 40.4 MHrs
- Industry standard size through-hole single-in-line package and pinout: 2.58" x 0.628" (65.5 x 16 mm)
- Low height of 1.25" (31.8 mm)
- Wide operating temperature range: 0 to 70°C
- UL94 V-0 flammability rating
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC60950-1

YV09T60 DC-DC POL Converter

5.0 - 13.8 V Input; 0.6 - 1.98 V Output

Bel Power Solutions point-of-load converters are recommended for use with regulated bus converters in an Intermediate Bus Architecture (IBA). The YV09T60 non-isolated DC-DC point of load (POL) converter delivers up to 60A of output current, in an industry-standard single-in-line (SIP) through-hole package.

The YV09T60 POL converter is an ideal choice for Intermediate Bus Architectures where point of load conversion is a requirement. Operating from a 5-13.8V input the POL converter provides an extremely tightly regulated programmable output voltage of 0.6V to 1.98V. The POL converters offer exceptional thermal performance, even in high temperature environments with minimal airflow. This performance is accomplished through the use of advanced circuit solutions, packaging and processing techniques. The resulting design possesses ultra-high efficiency, excellent thermal management, and a slim body profile that minimizes impedance to system airflow, thus enhancing cooling for both upstream and downstream devices.

The use of automation for assembly, coupled with advanced power electronics and thermal design, results in a product with extremely high reliability.

Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessors
- Desktops, servers, and portable computing
- Broadband, networking, optical, and communications systems

Benefits

- One part that covers many applications
- Reduces board space, system cost and complexity, and time to market
- Low cost

North America +1 866 513 2839

Asia-Pacific +86 755 29885888

Europe, Middle East +353 61 225 977

tech.support@psbel.com belpowersolutions.com



1. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Input Voltage	Continuous	-0.3	15	VDC
Ambient Temperature Range	Operating	0	70	°C
Storage Temperature (Ts)		-55	125	°C

2. ENVIRONMENTAL AND MECHANICAL SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Weight				36	g
MTBF	Calculated Per Telcordia Technologies SR-332	40.4			MHrs
Lead Plating			100% N	Matte Tin	

3. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 5 V to 13.8 V, output load from 0 to 60 A, output voltage from 0.6 V to 1.98V a 470 μ F output capacitor, and ambient temperature from 0°C to 70°C unless otherwise noted.

3.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V _{IN})	$V_{OUT} \le 0.55^*V_{IN}$	5	12	13.8	VDC
Undervoltage Lockout Turn On Threshold	Input Voltage Ramping Up	4.25	4.4	4.6	VDC
Undervoltage Lockout Turn Off Threshold	Input Voltage Ramping Down	3.75	3.9	4.1	VDC
Input Current	$VI_N = 5 V$, $V_{OUT} = 1.5 V$, $I_{OUT} = I_{OUT MAX}$			20	ADC
Standby Input Current	V_{IN} = 12 V, POL is disabled via ON/OFF		20		mADC
Input Reflected Ripple Current Peak-to-Peak	BW = 5 MHz to 20 MHz, $L_{SOURCE} = 1\mu H$, See Figure for setup		50		mA



3.2 OUTPUT SPECIFICATIONS

Output Voltage Range (Vour) YV09TE0-0 Programmable with a resistor between TRIM+ and TRIM+ pins 0.6 1.98 VDC Output Voltage Setpoint Accuracy, Vour ≥ 1 V V _N = 12 V, I _{OUT} = I _{OUT MAX} , 0.1% trim resistor, room temperature -0.8 0.8 %Vour Town town town town town town town town t	PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
TRIMH- and TRIM- pins Output Voltage Setpoint Accuracy, Vour ≥ 1V, lour = lour MAX, 0.1% trim resistor, room temperature Output Voltage Setpoint Accuracy, Vour ≥ 1V Vour ≥ 2.5 V Vour N MN to Vor MAX Vour Line Regulation, Vour ≥ 2.5 V Volum N to Vor MAX Vour Line Regulation, Vour ≥ 2.5 V Volum N to Vor MAX Vour Load Regulation, Vour ≥ 2.5 V Vour N MN to Vor MAX Vour Load Regulation, Vour ≥ 2.5 V Vour N MN to Vor MAX Vour Load Regulation, Vour ≥ 2.5 V Vour N MN to Vor MAX Vour Load Regulation, Vour ≥ 2.5 V Vour 0 Vor						
Vour ≥ 1 V room temperature -0.8 0.8 %Vour Output Voltage Setpoint Accuracy, Vour ≥ 10 Vour = 10 Vour ≥ 10 Vour ≥ 10 Vour ≥ 2.5 V Vour ≥ 10 Vour ≥ 2.5 V Vour ≥ 10 Vour ≥ 2.5 V Vour ≥ 2.5 V <td>Output Voltage Range (Vout)</td> <td></td> <td>0.6</td> <td></td> <td>1.98</td> <td>VDC</td>	Output Voltage Range (Vout)		0.6		1.98	VDC
Vour < 1 V room temperature -7 π MDC Line Regulation, Vour ≥ 2.5 V V _{N NIM} to V _{IN MAX} 0.3 %Vour Line Regulation, Vour ≥ 2.5 V 0 to lour MAX 9 mVDC Line Regulation, Vour ≥ 2.5 V V _{N MIN} to V _{IN MAX} 9 mVDC Load Regulation, Vour ≥ 2.5 V 0 to lour MAX 12 mVDC Output Voltage Regulation Over operating input voltage, resistive load and temperature conditions until the end of life 1.1 1.1 %Vour Output Voltage Peak-to-Peak Ripple and Noise, BW = 20 MHz V _N = 12 V, Vour = 0.6 V 10 mV mV mV mV Ripple and Noise, BW = 20 MHz V _N = 12 V, Vour = 1.5 V 10 mV mV mV mV Dynamic Regulation 0 - 50% load step, Slew rate 10A/µs, V _N = 12 V, 350 mV mV Peak Deviation Settling Time V _N = 12 V, V _{OUT} = 0.6 V 350 mV V _N = 12 V, V _{OUT} = 0.8 V 82.5 % V _N = 12 V V _{OUT} = 1.98 V to 10% of peak deviation 82.5 % Fill Load V _{OUT} = 1.0 V 85.2 % V _N = 12 V			-0.8		0.8	%V _{OUT}
Load Regulation, Vour≥ 2.5 V 0 to IouT MAX 9.3 %Vour Line Regulation, Vour< 2.5 V			-7		7	mVDC
Line Regulation, Vour < 2.5 V VIN MIN to VIN MAX 12 mVDC	Line Regulation, V _{OUT} ≥ 2.5 V	V _{IN MIN} to V _{IN MAX}			0.3	$%V_{\text{OUT}}$
Load Regulation, Vour < 2.5 V 0 to lout MAX 12 mVDC Output Voltage Regulation Over operating input voltage, resistive load and temperature conditions until the end of life -1.1 1.1 %Vour Output Voltage Peak-to-Peak Ripiple and Noise, BW = 20 MHz Vin = 12 V, Vour = 0.6 V 10 mV mV mV mV Bipple and Noise, BW = 20 MHz Vin = 12 V, Vour = 1.5 V 10 mV mV mV	Load Regulation, V _{OUT} ≥ 2.5 V	0 to I _{OUT MAX}			0.3	$%V_{\text{OUT}}$
Output Voltage Regulation Over operating input voltage, resistive load and temperature conditions until the end of life -1.1 % Vout Output Voltage Peak-to-Peak Ripple and Noise, BW = 20 MHz V _{IN} = 12 V, Vout = 0.6 V 10 mV mV Ripple and Noise, BW = 20 MHz V _{IN} = 12 V, Vout = 1.5 V 10 mV mV Dynamic Regulation 0 - 50% load step, Slew rate 10A/μs, V _{IN} = 12 V, 350 mV Peak Deviation Settling Time Vout = 0.6 V 77.6 % Fefficiency Vout = 0.6 V 77.6 % Efficiency Vout = 0.8 V 82.5 % V _{IN} = 12 V Vout = 1.0 V 85.2 % Full Load Vout = 1.2 V 87 % Room temperature Vout = 1.8 V 90.5 % Output Current (lour) V _{IN} min to V _{IN} max 0 60 ADC Turn-On Delay Time¹ POL Enabled From V _{IN} = V _{IN} min to Vout = 0.1*Vout.set 1 2 ms Turn-On Delay Time² POL Disabled From ON/OFF pin changing its state from low to high until Vour=0.1*Vout.set 0.5 1 ms Rise Time¹	Line Regulation, V _{OUT} < 2.5 V	V _{IN MIN} to V _{IN MAX}			9	mVDC
Output Voltage Regulation and temperature conditions until the end of life -1.1 % Vour Output Voltage Peak-to-Peak V _{IN} = 12 V, Vour = 0.6 V 10 mV mV Ripple and Noise, BW = 20 MHz V _{IN} = 12 V, Vour = 1.5 V 10 mV mV Dynamic Regulation 0 - 50% load step, Slew rate 10A/μs, V _{IN} = 12 V, 3350 mV Peak Deviation Settling Time Vour = 1.98 V to 10% of peak deviation 25 μs Vour = 0.6 V Vour = 0.6 V 82.5 % Efficiency Vour = 0.8 V 82.5 % V _{IN} = 12 V Vour = 1.0 V 85.2 % Full Load Vour = 1.2 V 87 % Room temperature Vour = 1.8 V 90.5 % Output Current (lour) V _{IN MIN} to V _{IN MAX} 0 60 ADC Turn-On Delay Time¹ POL Enabled From V _{IN} = V _{IN MIN} to V _{OUT.SET} 1 2 ms Turn-On Delay Time² POL Disabled From OV/OFF pin changing its state from low to high until Vour.SET 0.5 1 ms Rise Time¹ From Vour = 0.1*Vour.set to Vour.set 2 <td>Load Regulation, V_{OUT} < 2.5 V</td> <td>0 to lout max</td> <td></td> <td></td> <td>12</td> <td>mVDC</td>	Load Regulation, V _{OUT} < 2.5 V	0 to lout max			12	mVDC
Ripple and Noise, BW = 20 MHz V_{N} = 12 V, VouT = 1.5 V 10 mV mV Dynamic Regulation 0 - 50% load step, Slew rate 10A/µs, Vi _N = 12 V, 350 mV Peak Deviation Settling Time VouT = 1.98 V to 10% of peak deviation 25 µs VouT = 0.6 V 77.6 % 95 VouT = 0.8 V VouT = 0.8 V 82.5 % 96 VouT = 1.0 V 85.2 % 96 VouT = 1.0 V 85.2 % 96 VouT = 1.0 V 85.2 % 96 VouT = 1.5 V 87 Moore temperature VouT = 1.5 V 89 Moore temperature VouT = 1.8 V 90.5 %	Output Voltage Regulation		-1.1		1.1	%V _{OUT}
Peak Deviation Settling TimeVout = 1.98 V to 10% of peak deviation25μsEfficiencyVout = 0.6 V77.6%EfficiencyVout = 0.8 V82.5% $V_{IN} = 12 V$ Vout = 1.0 V85.2%Full LoadVout = 1.2 V87%Room temperatureVout = 1.5 V89%Vout = 1.8 V90.5%Output Current (Iout) $V_{IN MIN}$ to $V_{IN MAX}$ 060ADCTurn-On Delay Time¹ POL EnabledON/OFF pin is floating From $V_{IN} = V_{IN MIN}$ to $V_{OUT} = 0.1^*V_{OUT.SET}$ 12msTurn-On Delay Time² POL DisabledFrom ON/OFF pin changing its state from low to high until $V_{OUT} = 0.1^*V_{OUT.SET}$ 0.51msRise Time¹ Cour = 0 μF, Resistive LoadFrom $V_{OUT} = 0.1^*V_{OUT.SET}$ 23msAdmissible Output CapacitanceIout = Iout MAX, Resistive load, ESR > 3 mΩ5,000μFSwitching Frequency3 phases combined945kHz	, ,					mV mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$, ,					
Turn-On Delay Time¹ POL Enabled $\begin{array}{c} ON/OFF \ pin \ is \ floating \\ From \ V_{IN} = V_{IN \ MIN} \ to \ V_{OUT} = 0.1*V_{OUT.SET} \\ V_{IN} = 12 \ V \\ \hline Turn-On Delay Time² POL Disabled \\ From ON/OFF \ pin \ changing \ its \ state \ from \ low \ to high \ until \ V_{OUT} = 0.1*V_{OUT.SET} \\ \hline Rise Time¹ \\ C_{OUT} = 0 \ \mu F, \ Resistive \ Load \\ Admissible Output \ Capacitance \\ Iout = Iout \ MAX, \ Resistive \ load, \ ESR > 3 \ m\Omega \\ \hline Switching \ Frequency \\ \hline 3 \ phases \ combined \\ \hline \end{array}$	V _{IN} = 12 V Full Load	Vout = 0.8 V Vout = 1.0 V Vout = 1.2 V Vout = 1.5 V		82.5 85.2 87 89		% % % %
Turn-On Delay Time ² POL Enabled From $V_{\text{IN}} = V_{\text{INMIN}}$ to $V_{\text{OUT}} = 0.1*V_{\text{OUT.SET}}$ Turn-On Delay Time ² POL Disabled From ON/OFF pin changing its state from low to high until $V_{\text{OUT}} = 0.1*V_{\text{OUT.SET}}$ Rise Time ¹ Cout = 0 µF, Resistive Load From $V_{\text{OUT}} = 0.1*V_{\text{OUT.SET}}$ to $V_{\text{OUT}} = 0.9*V_{\text{OUT.SET}}$ 2 3 ms Admissible Output Capacitance $V_{\text{OUT}} = V_{\text{OUT}} = V_{O$	Output Current (I _{OUT})	V _{IN MIN} to V _{IN MAX}	0		60	ADC
Turn-On Delay Time ² POL Disabled From ON/OFF pin changing its state from low to high until Vout=0.1*Vout.set Rise Time ¹ Cout = 0 μ F, Resistive Load From Vout = 0.1*Vout.set to Vout = 0.9*Vout.set Admissible Output Capacitance lout = lout MAX, Resistive load, ESR > 3 m Ω Switching Frequency 3 phases combined 945 kHz	Turn-On Delay Time ¹ POL Enabled	From V _{IN} = V _{IN MIN} to V _{OUT} = 0.1*V _{OUT.SET}		1	2	ms
From Vout = $0.1*$ Vout.set to Vout = $0.9*$ Vout.set 2 3 ms Admissible Output Capacitance $I_{OUT} = I_{OUT}$ Max, Resistive load, ESR > 3 m Ω 5,000 μ F Switching Frequency 3 phases combined 945 kHz		From ON/OFF pin changing its state from low to		0.5	1	ms
Switching Frequency 3 phases combined 945 kHz		From $V_{\text{OUT}} = 0.1 \text{*V}_{\text{OUT.SET}}$ to $V_{\text{OUT}} = 0.9 \text{*V}_{\text{OUT.SET}}$		2	3	ms
	Admissible Output Capacitance	$I_{OUT} = I_{OUT MAX}$, Resistive load, ESR > 3 m Ω			5,000	μF
Duty Cycle 55 %	Switching Frequency	3 phases combined		945		kHz
	Duty Cycle				55	%

3.3 PROTECTION SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Output Overcurrent Protection					
Туре			Auto-	-Restart	
Inception Point		105	130	150	%Іоит
Output Short Circuit Current (RMS value)	R _{OUT} < 0.01Ω		6		А
Output Overvoltage Protection					
Туре			Auto-	-Restart	
Threshold	$I_{OUT} = I_{OUT MAX}$, room temperature	120	125	130	% _{VO.SET}
Overtemperature Protection					
Туре			Auto	-Restart	
Turn Off Threshold	Temperature is increasing		125		°C

¹ Total start-up time is the sum of the turn-on delay time and the rise time



Power Good Signal (PwrGo	ood pin)			
Logic	V _{OUT} is inside the PG window V _{OUT} is outside the PG window	High Lo	W	N/A
Low Output Voltage	I _{SINK} = 4 mA		0.5	VDC
High Output Voltage	External pull-up	2.4	5.25	VDC

3.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN NO	OM MAX	UNITS
Enable (ON/OFF pin)				
ON/OFF Logic			es the output when pin is open)	N/A
ON/OFF High Input Voltage	POL is ON	2.4	$V_{IN.MAX}$	VDC
ON/OFF High Input Current	POL is ON		0.5	mADC
ON/OFF Low Input Voltage	POL is OFF	-0.3	1.2	VDC
ON/OFF Low Input Current	POL is OFF		0.12	mADC
Remote Voltage Sense (+VS a	and -VS pins)			
Voltage Drop Compensation ²			500	mV

4. TYPICAL PERFORMANCE CHARACTERISTICS

4.1 EFFICIENCY CURVES




Figure 2. Efficiency vs. Load. Vout=-0.6V




Figure 4. Efficiency vs. Load. Vout=1.5V



 $^{^{\}rm 2}$ The output voltage measured directly between V_{OUT} and GND pins shall never exceed 3.63 V




Figure 3. Efficiency vs. Load. Vout=1.2V




Figure 5. Efficiency vs. Load. Vout=1.8V

4.2 POWER DISSIPATION CURVES




Figure 6. Power Dissipation vs. Load. Vout=0.6V




Figure 7. Power Dissipation vs. Load. Vout=1.2V




Figure 8. Power Dissipation vs. Load. Vout=1.5V 14 Vin=5V 12 Vin=9.6V 10 Vin=12V Power Dissipation, Vin=13.8V 8 0 0 10 20 30 40 50 60 Load Current, A

Figure 9. Power Dissipation vs. Load. Vout=1.8V



4.3 TURN-ON CHARACTERISTICS




Figure 10. Typical Start-Up Using Remote On/Off (Vo = 1.2 Vdc, Io=60A). Ch1 – Vout, Ch2 – On/Off, Ch3 - Iout




Figure 11. Typical Start-Up with application of Vin (Vo = 1.2Vdc, Io = 60A). Ch1 – Vout, Ch2 – Vin, Ch3 - Iout

4.4 TRANSIENT RESPONSE




Figure 12. Transient Response to Dynamic Load Change from 0% to 50% of full load (Vin=12V, Vo=1.5V). Ch1 - Vout, Ch3 - lout



4.5 DERATING CURVES




Figure 13. Derating Output Current versus Local Ambient Temperature and Airflow (Vin =12.0V, Vo=0.6V).




Figure 15. Derating Output Current versus Local Ambient Temperature and Airflow (Vin=12.0V, Vo=1.2V).




Figure 14. Derating Output Current versus Local Ambient Temperature and Airflow (Vin=12.0V, Vo=1.5V).




Figure 16. Derating Output Current versus Local Ambient Temperature and Airflow (Vin=12.0V, Vo=1.8V).

5. APPLICATION INFORMATION

5.1 INPUT AND OUTPUT IMPEDANCE

The POL converter should be connected to the DC power source via low impedance. In many applications, the inductance associated with the distribution from the power source to the input of the converter can affect the stability of the converter. Internally, the converter includes $110\mu\text{F}$ (low ESR ceramics) of input capacitance which eliminates the need for external input capacitance. However, if the distribution of the input voltage to the POL converter contains high inductance, it is recommended to add a $150\mu\text{F}$ decoupling capacitor placed as close as possible to the converter input pins. A low-ESR tantalum or POS capacitor connected across the input pins help ensuring stability of the POL converter and reduce input ripple voltage.

A 470µF POS, tantalum, or ceramic output capacitor is recommended to improve output ripple and dynamic response.

It is important to keep low resistance and low inductance of PCB traces for connecting load to the output pins of the converter in order to maintain good load regulation.



5.2 OUTPUT VOLTAGE PROGRAMMING

The output voltage can be programmed from 0.6V to 1.98V by connecting an external resistor R_{TRIM} between Trim+ pin (Pin 1) and Trim- pin (Pin 5), as shown below.




Figure 17. Programming Output Voltage With A Resistor

The trim resistor RTRIM for a desired output voltage can be calculated using the following equation:

$$R_{TRIM} = V_{OUT} 1.2_{-}0.6$$
, k Ω

where:

 R_{TRIM} = Required value of trim resistor in $k\Omega$

Vout = Desired (trimmed) value of output voltage V

If the R_{TRIM} is not used and the Sense+ and Sense- pins are shorted to Vout and GND respectively, the output voltage of the POL converter will be 0.6V. No capacitor is allowed between Trim+ and Trim- pins

Note that the trim resistor tolerance directly affects the output voltage accuracy. It is recommended to use $\pm 0.1\%$ trim resistors to meet the output voltage setpoint accuracy specified in p. 4.2.

V _{OUT} , V	Calculated R _{TRIM} , kΩ	Standard Value of 0.1% Resistor, $k\Omega$
0.6	Open	Open
1.0	3.0	3.01
1.2	2.0	2.0
1.5	1.333	1.33
1.8	1.0	1.0

Table 1. Trim Resistor Values

5.3 ON/OFF (PIN 9)

The ON/OFF pin is used to turn the POL converter ON or OFF remotely by a signal from a system controller. For positive logic, the POL converter is ON when the ON/OFF pin is at a logic high (2.4V min) or left open. The POL converter is OFF when the ON/OFF pin is at a logic low (1.2V max) or connected to GND.

The typical connections are shown in Figure 18.




Figure 18. Circuit Configuration For ON/OFF Function



The ON/OFF pin is referenced to ground and typically has $50k\Omega$ input impedance. It has an internal $50k\Omega$ pull -up to 5V supply. It is recommended to control the ON/OFF pin with an open collector transistor or similar device.

5.4 REMOTE SENSE (PINS 10 AND 11)

The remote sense feature compensates for the voltage drop between the output pins of the POL converter and the load. The Sense- (Pin 10) and Sense+ (Pin 11) pins should be connected at the load or at the point where regulation is required (refer to Figure 19).

If remote sensing is not required, the Sense pins must be connected to the Vout and GND pins directly at the output of the POL converter.




Figure 19. Remote Sense Circuit Configuration

Because the sense leads carry minimal current, large traces on the end-user board are not required. The voltage sense traces should be located close to a ground plane to minimize system noise.

When using remote sense, the output voltage at the converter can be increased by up to 0.5V in order to maintain the required voltage at the load. However, the maximum output voltage measured directly between the Vout and GND pins shall not exceed 1.98V. In addition it is the user's responsibility to ensure the POL converter's actual output power always remains at or below the maximum allowable output power obtained from the derating curves.

5.5 PROTECTIONS

5.5.1 POWER GOOD

Power Good pin (Pin 4) is an open drain output, capable of sinking up to 4mA. The Power Good pin is high when the output voltage is within the regulation band. The Power Good pin is at logic low during start-up, undervoltage, overvoltage or overcurrent conditions, or when the POL converter is disabled via the ON/OFF signal.

5.5.2 INPUT UNDERVOLTAGE LOCKOUT

The POL converter will shut down when the input voltage drops below a predetermined voltage. It will start automatically when the input voltage exceeds the specified threshold.

5.5.3 OUTPUT OVERCURRENT PROTECTION

The POL converter is protected against overcurrent and short circuit conditions. Upon sensing an overcurrent condition, the POL converter will enter hiccup mode of operation. Once the overload or short circuit condition is removed, the POL converter will automatically restart and Vout will return to its nominal value.

5.5.4 OUTPUT OVERVOLTAGE PROTECTION

The POL converter is protected against overvoltage on the output. If the output voltage is higher than

125% of its nominal value set by the R_{TRIM}, the high side MOSFETS will be immediately turned off and the low side MOSFETs will be turned on. The POL converter will remain in the state until the output voltage reduces below 115% of its nominal value. At that point the POL converter will automatically restart.



6. CHARACTERIZATION

6.1 RIPPLE AND NOISE

The output voltage ripple and input reflected ripple current waveforms are measured using the test setup shown in Fig. 20.




Figure 20. Test Setup for Measuring Input Reflected-Ripple Current and Output Voltage Ripple

7. SAFETY

The YV09T60 POL converters **do not provide isolation** from input to output. The input devices powering YV09T60 must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL60950 - CSA6095000 and EN60950, although specific applications may have other or additional requirements.

The YV09T60 POL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on www.belpowersolutions.com for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening.

To comply with safety agencies' requirements, a recognized fuse must be used in series with the input line. The fuse must not be placed in the grounded input line. Abnormal and component failure tests were conducted with the POL input protected by a fast-acting 45A, 32V fuse. If a fuse rated greater than 45A is used, additional testing may be required.

The maximum DC voltage between any two pins is Vin under all operating conditions. In order for the output of the YV09T60 POL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC60950 based standards, the input to the POL needs to be supplied by an isolated secondary source providing a SELV also.

8. PIN ASSIGNMENTS AND DESCRIPTION

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
Trim+	1	1	Α	Output Voltage Trim	Connect a high accuracy resistor between Trim+ and Trim- pins to set the output voltage
	2			No Pin	
PwrGood	4	I/O	PU	Power Good	Open drain pin indicating status of the output voltage
Trim-	5	I/O	Α	Output Voltage Trim	Connect a high accuracy resistor between Trim+ and Trim- pins to set the output voltage
NC	6			Not Used	Leave floating
ON/OFF	9	I	PU	Enable	Pull high or leave floating to turn ON the POL
Sense-	10	I	Α	Negative Voltage Sense	Connect to the negative point close to the load
Sense+	11	I	Α	Positive Voltage Sense	Connect to the positive point close to the load
Vout	15, 16, 18, 20, 22, 24	Р		Output Voltage	
GND	3, 7, 8, 17, 19, 21, 23	Р		Power Ground	
Vin	12, 13, 14	Р		Input Voltage	

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up





9. MECHANICAL DRAWINGS

NOTE: All Dimensions are in inches. Tolerances: X.XX: ±0.02" X.XXX: ±0.01"




Figure 11. Mechanical Drawing




Figure 12. Recommended Footprint - Top View



10. ORDERING INFORMATION

PRODUCT FAMILY	PROFILE	INPUT VOLTAGE	PCB MOUNTING	OUTPUT CURRENT	DASH	ON/OFF LOGIC	ROHS COMPLIANCE
Y	V	09	т	60	-	0	z
POL Converter	Vertical	5V to 13.8V	Through hole	60 A		Positive Logic	RoHS compliant with Pb solder exemption ³

Example: **YV09T60-0G**: YV09T60 POL converter with positive ON/OFF logic, and lead-free solder. Refer to Figure 1 for label marking information.

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems. **TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

³ The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder.

