



Automotive-grade, low power, quad, 36 V operational amplifier




SO14



TSSOP14


 QFN16 3x3
wetable flank

Features

- AEC-Q100 qualified 
- Up to 36 V operating supply voltage
- Frequency compensation implemented internally
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1.2 MHz (temperature compensated)
- Very low supply current/amplifier, essentially independent of supply voltage
- Low input bias current: 20 nA (temperature compensated)
- Low input offset current: 2 nA
- Input common-mode voltage range includes negative rail
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V to $V_{CC} - 1.5$ V

Applications

- Telecom equipment
- Power management
- Industrial application
- Automotive

Description



The LM2902B consists of four independent, high gain operational amplifiers (op amps) that have frequency compensation implemented internally. They are designed specifically for automotive and industrial control systems. This circuit operates from a single power supply over a wide range of voltages. The LM2902B is guaranteed up to 36 V supply voltage operation. The low power supply drain is independent of the magnitude of the power supply voltage. Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which can now be more easily implemented in single power supply systems. For example, these circuits can be directly supplied from the standard 5 V which is used in logic systems and easily provides the required electronic interfaces without requiring any additional power supply. In linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from a single power supply.

Product status link

[LM2902B](#)

1 Pinout information


Figure 1. Package pin connections (top view)



1. The exposed pads of the QFN16 3x3 can be connected to VCC- or left floating.

2 Schematic diagram

Figure 2. Schematic diagram



3 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage ⁽¹⁾	±20 or 40	V
V_{id}	Differential input voltage ⁽²⁾	±40	
V_{in}	Input voltage	-0.3 to 40	
	Output short-circuit duration ⁽³⁾	Infinite	s
I_{in}	Input current: V_{IN} driven negative ⁽⁴⁾	5 mA in DC or 50 mA in AC, (duty cycle = 10 %, T = 1 s)	mA
	Input current: V_{in} driven positive above AMR value ⁽⁵⁾	0.4	
T_{stg}	Storage temperature range	-65 to 150	°C
T_j	Maximum junction temperature	150	
R_{thja}	Thermal resistance junction-to-ambient ⁽⁶⁾		°C/W
	SO14	105	
	TSSOP14	100	
	QFN16	45	
R_{thjc}	Thermal resistance junction-to-case ⁽⁶⁾		°C/W
	SO14	31	
	TSSOP14	32	
	QFN16	14	
ESD	HBM: human body model ⁽⁷⁾	370	V
	MM: machine model ⁽⁸⁾	150	
	CDM: charged device model ⁽⁹⁾	1500	

- All voltage values, except differential voltage, are with respect to network ground terminal.
- Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
- Short-circuits from the output to V_{CC} can cause an excessive heating if $(V_{CC} +) > 15$ V. The maximum output current is approximately 40 mA, independent of the magnitude of V_{CC} . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
- This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward-biased and thereby acting as an input diode clamp. In addition to this diode action, there is an NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
- The junction base/substrate of the input PNP transistor polarized in reverse must be protected by a resistor in series with the inputs to limit the input current to 400 μ A max. ($R = (V_{in} - 36 \text{ V})/400 \mu\text{A}$).
- Short-circuits can cause an excessive heating and destructive dissipation. Values are typical.
- Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
- Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{cc}	Supply voltage	3 to 36	
V_{icm}	Common mode input voltage range $T_{amb} = 25\text{ }^{\circ}\text{C}$	V_{cc-} to $V_{cc+} - 1.5$	V
	Common mode input voltage range $T_{min} \leq T_{amb} \leq T_{max}$	V_{cc-} to $V_{cc+} - 2$	
T	Operating free-air temperature range	-40 to 125	$^{\circ}\text{C}$

4 Electrical characteristics

$V_{CC+} = 5\text{ V}$ and 36 V , $V_{CC-} = 0\text{ V}$, $V_o = 1.4\text{ V}$, R_L connected to ground, $T = 25\text{ }^\circ\text{C}$ (unless otherwise specified).

Table 3. Electrical characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage ⁽¹⁾	$T = 25\text{ }^\circ\text{C}$			4	mV
		$T_{min} < T < T_{max}$			5	
$\Delta V_{io} / \Delta T$	Input offset voltage drift	$T_{min} < T < T_{max}$		7	30	$\mu\text{V}/^\circ\text{C}$
I_{io}	Input offset current	$T = 25\text{ }^\circ\text{C}$			30	nA
		$T_{min} < T < T_{max}$			40	
$\Delta I_{io} / \Delta T$	Input offset current drift	$T_{min} < T < T_{max}$		10	200	$\text{pA}/^\circ\text{C}$
I_{ib}	Input bias current ⁽²⁾	$T = 25\text{ }^\circ\text{C}$			150	nA
		$T_{min} < T < T_{max}$			300	
A_{vd}	Large signal voltage gain	$V_{CC} = 15\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_o = 1.4\text{ to }11.4\text{ V}$, $T = 25\text{ }^\circ\text{C}$	50	100		V/mV
		$V_{CC} = 15\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_o = 1.4\text{ to }11.4\text{ V}$, $T_{min} < T < T_{max}$	25			
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_o = 1.4\text{ to }11.4\text{ V}$, $T = 25\text{ }^\circ\text{C}$	50	100		
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_o = 1.4\text{ to }11.4\text{ V}$, $T_{min} < T < T_{max}$	25			
SVR	Supply voltage rejection ratio	$V_{CC} = 5\text{ to }36\text{ V}$, $V_{icm} = 0\text{ V}$, $T = 25\text{ }^\circ\text{C}$	65	100		dB
		$V_{CC} = 5\text{ to }36\text{ V}$, $V_{icm} = 0\text{ V}$, $T_{min} < T < T_{max}$	65			
I_{CC}	Supply current	All amps, no load, $V_{CC} = 5\text{ V}$, $T = 25\text{ }^\circ\text{C}$		0.7	1.2	mA
		All amps, no load, $V_{CC} = 5\text{ V}$, $T_{min} < T < T_{max}$			1.2	
		All amps, no load, $V_{CC} = 36\text{ V}$, $T = 25\text{ }^\circ\text{C}$		1.4	2.4	
		All amps, no load, $V_{CC} = 36\text{ V}$, $T_{min} < T < T_{max}$			2.4	
CMR	Common-mode rejection ratio	$V_{CC} = 36\text{ V}$, $V_{icm} = 0\text{ to }34.5\text{ V}$, $T = 25\text{ }^\circ\text{C}$	70	85		dB
		$V_{CC} = 36\text{ V}$, $V_{icm} = 0\text{ to }34\text{ V}$, $T_{min} < T < T_{max}$	60			
I_{source}	Output source current	$V_{CC} = 36\text{ V}$, $V_o = 2\text{ V}$, $V_{id} = 1\text{ V}$	25	32	40	mA
I_{sink}	Output sink current	$V_{CC} = 36\text{ V}$, $V_o = 2\text{ V}$	15	18		mA
		$V_{CC} = 36\text{ V}$, $V_o = 0.2\text{ V}$	70	94		μA
V_{oh}	High-level output voltage	$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$	32	33		V
		$V_{CC} = 36\text{ V}$, $R_L = 2\text{ k}\Omega$, $T_{min} < T < T_{max}$	32			
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$	33	34		
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$	33			
V_{ol}	Low-level output voltage	$V_{CC} = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$		5	20	mV
		$V_{CC} = 5\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$			20	
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T = 25\text{ }^\circ\text{C}$		5	20	
		$V_{CC} = 36\text{ V}$, $R_L = 10\text{ k}\Omega$, $T_{min} < T < T_{max}$			20	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SR	Slew rate	$V_{CC} = 15\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T = 25\text{ }^\circ\text{C}$	0.3	0.6		V/ μs
		$V_{CC} = 15\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T_{min} < T < T_{max}$	0.2			
		$V_{CC} = 36\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T = 25\text{ }^\circ\text{C}$	0.5	0.75		
		$V_{CC} = 36\text{ V}$, $V_{in} = 0.5\text{ to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, unity gain, $T_{min} < T < T_{max}$	0.4			
GBP	Gain bandwidth product	$V_{CC} = 36\text{ V}$, $f = 100\text{ kHz}$, $V_{in} = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	0.8	1.2		MHz
Vo1 / Vo2	Channel separation ⁽³⁾	$V_{CC} = 30\text{ V}$, $1\text{ kHz} \leq f \leq 20\text{ kHz}$		120		dB

- $V_O = 1.4\text{ V}$, $5\text{ V} \leq V_{CC} \leq 36\text{ V}$, $0 \leq V_{icm} \leq V_{CC} - 1.5\text{ V}$.
- The direction of the input current is out of the IC. This current is essentially constant as long as the output is not saturated, so there is no change in the loading charge on the input lines.
- Due to the proximity of external components, ensure that the stray capacitance does not cause coupling between these external parts. This can typically be detected at higher frequencies because this type of capacitance increases.

5 Typical performance characteristics







Figure 3. Supply current vs. supply voltage

Figure 4. Input offset voltage distribution $V_{CC} = 36\text{ V}$

Figure 5. Input offset voltage vs. temperature at $V_{CC} = 36\text{ V}$

Figure 6. Input offset voltage vs. common-mode voltage at $V_{CC} = 36\text{ V}$

Figure 7. Input bias current vs. temperature

Figure 8. Gain and phase vs. freq. at $V_{CC} = 36\text{ V}$








Figure 9. Phase margin vs. capacitive load at $V_{CC} = 36\text{ V}$

Figure 10. Overshoot vs. capacitive load at $V_{CC} = 36\text{ V}$

Figure 11. Output voltage vs. output current (sinking)

Figure 12. Output voltage vs. output current (sourcing)

Figure 13. Current limiting vs. temperature

Figure 14. Maximum output voltage vs. frequency at $V_{CC} = 15\text{ V}$









Figure 15. Slew rate behavior at $V_{CC} = 36\text{ V}$

Figure 16. Slew rate behavior vs. temperature at $V_{CC} = 36\text{ V}$

Figure 17. Common-mode rejection ratio and power supply rejection ratio at $V_{CC} = 5\text{ V}$

Figure 18. Noise vs. frequency at $V_{CC} = 36\text{ V}$

Figure 19. THD + N vs. voltage at $V_{CC} = 36\text{ V}$

Figure 20. THD + N vs. frequency at $V_{CC} = 36\text{ V}$


Figure 21. Small-signal step response vs. time at $V_{CC} = 36\text{ V}$


6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SO14 package information

Figure 22. SO14 package outline





Table 4. SO14 mechanical data

Symbol	Millimeters			Inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	1.35		1.75	0.05		0.068
A1	0.10		0.25	0.004		0.009
A2	1.10		1.65	0.04		0.06
B	0.33		0.51	0.01		0.02
C	0.19		0.25	0.007		0.009
D	8.55		8.75	0.33		0.34
E	3.80		4.0	0.15		0.15
e		1.27			0.05	
H	5.80		6.20	0.22		0.24
h	0.25		0.50	0.009		0.02
L	0.40		1.27	0.015		0.05
k	8° max.					
ddd			0.10			0.004

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 23. SO14 recommended footprint



6.2 TSSOP14 package information

Figure 24. TSSOP14 package outline





Table 5. TSSOP14 mechanical data

Symbol	Millimeters			Inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.20			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.0089
D	4.90	5.00	5.10	0.193	0.197	0.201
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.176
e		0.65			0.0256	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
k	0°		8°	0°		8°
aaa			0.10			0.004

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 25. TSSOP14 recommended footprint



6.3 QFN16 3x3 wettable flank package information

Figure 26. QFN16 3x3 mm wettable flank drawing outline





Table 6. QFN16 3x3 wettable flank mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0,90	0,95	1,00	0,035	0,037	0,039
A1	0,00		0,05	0,000		0,002
A2		0,75			0,030	
A3		0,20			0,008	
b	0,20	0,25	0,30	0,008	0,010	0,012
D		3,00			0,118	
E		3,00			0,118	
e		0,50			0,020	
D2	1,56	1,66	1,76	0,061	0,065	0,069
E2	1,56	1,66	1,76	0,061	0,065	0,069
K		0,27			0,011	
L	0,30	0,40	0,50	0,012	0,016	0,020

Figure 27. QFN16 3x3 wettable flank recommended footprint


7 Ordering information

Table 7. Ordering information

Order code	Temperature range	Package	Packing	Marking
LM2902BYDT ⁽¹⁾	-40 to +125 °C	SO14	Tape and reel	2902BY
LM2902BYPT ⁽¹⁾		TSSOP14		
LM2902BYQ5T ⁽¹⁾		QFN16 wf		K218

1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.

Revision history

Table 8. Document revision history

Date	Version	Changes
02-Nov-2021	1	Initial release.
22-Feb-2022	2	Updated Section Features.
11-Jan-2023	3	Updated figure on the cover page. Added Section 6.3 QFN16 3x3 wettable flank package information, Figure 23. SO14 recommended footprint and Figure 25. TSSOP14 recommended footprint. Updated Section 7 .

Contents

1	Pinout information	2
2	Schematic diagram	3
3	Absolute maximum ratings and operating conditions	4
4	Electrical characteristics	6
5	Typical performance characteristics	8
6	Package information	12
6.1	SO14 package information.	12
6.2	TSSOP14 package information.....	14
6.3	QFN16 3x3 wettable flank package information	16
7	Ordering information	18
	Revision history	19

List of tables

Table 1.	Absolute maximum ratings	4
Table 2.	Operating conditions	5
Table 3.	Electrical characteristics	6
Table 4.	SO14 mechanical data	12
Table 5.	TSSOP14 mechanical data	14
Table 6.	QFN16 3x3 wettable flank mechanical data	17
Table 7.	Ordering information.	18
Table 8.	Document revision history	19

List of figures

Figure 1.	Package pin connections (top view)	2
Figure 2.	Schematic diagram	3
Figure 3.	Supply current vs. supply voltage	8
Figure 4.	Input offset voltage distribution $V_{CC} = 36\text{ V}$	8
Figure 5.	Input offset voltage vs. temperature at $V_{CC} = 36\text{ V}$	8
Figure 6.	Input offset voltage vs. common-mode voltage at $V_{CC} = 36\text{ V}$	8
Figure 7.	Input bias current vs. temperature	8
Figure 8.	Gain and phase vs. freq. at $V_{CC} = 36\text{ V}$	8
Figure 9.	Phase margin vs. capacitive load at $V_{CC} = 36\text{ V}$	9
Figure 10.	Overshoot vs. capacitive load at $V_{CC} = 36\text{ V}$	9
Figure 11.	Output voltage vs. output current (sinking)	9
Figure 12.	Output voltage vs. output current (sourcing)	9
Figure 13.	Current limiting vs. temperature	9
Figure 14.	Maximum output voltage vs. frequency at $V_{CC} = 15\text{ V}$	9
Figure 15.	Slew rate behavior at $V_{CC} = 36\text{ V}$	10
Figure 16.	Slew rate behavior vs. temperature at $V_{CC} = 36\text{ V}$	10
Figure 17.	Common-mode rejection ratio and power supply rejection ratio at $V_{CC} = 5\text{ V}$	10
Figure 18.	Noise vs. frequency at $V_{CC} = 36\text{ V}$	10
Figure 19.	THD + N vs. voltage at $V_{CC} = 36\text{ V}$	10
Figure 20.	THD + N vs. frequency at $V_{CC} = 36\text{ V}$	10
Figure 21.	Small-signal step response vs. time at $V_{CC} = 36\text{ V}$	11
Figure 22.	SO14 package outline	12
Figure 23.	SO14 recommended footprint	13
Figure 24.	TSSOP14 package outline	14
Figure 25.	TSSOP14 recommended footprint	15
Figure 26.	QFN16 3x3 mm wettable flank drawing outline	16
Figure 27.	QFN16 3x3 mm wettable flank recommended footprint	17

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved