











TPS61260, TPS61261

SLVSA99C -MAY 2011-REVISED APRIL 2018

TPS6126x 0.8-V Input Synchronous Boost Converters with 100-mA Output Current

Features

- Input Voltage Range from 0.8 V to 4.0 V
- Up to 95% Efficiency
- 100 mA Output Current at 3.3 V_{out} (VIN > 1 V)
- Fixed and Adjustable Output Voltage Options from 1.8 V to 4.0 V
- Programmable Average Output Current from 10 mA to 100 mA
- Adjustable Output Current Limit for Smallest Inductor
- Power Save Mode for Improved Efficiency at Low Output Power
- 29-µA Quiescent Current
- **Advanced Softstart**
- Quasi Fixed Frequency Operation at 2.5 MHz
- **Output Overvoltage Protection**
- Load Disconnect During Shutdown
- Undervoltage Lockout
- Available in a 2.00 x 2.00 mm, 6-Pin WSON Package

Applications

- All Single or Dual Cell Alkaline, NiCd or NiMH **Battery Powered Products**
- High Output Impedance Battery (Coin Cells) **Powered Products**
- Personal Medical Products
- **LED Driver**
- Laser Pointer
- Wireless Headsets
- Industrial Metering Equipment

3 Description

The TPS6126x devices provide a power supply solution for products powered by either single or dual cell alkaline, NiCd, or NiMH batteries. Its unique advanced softstart makes it also suitable for products powered by high output impedance battery types, like coin cells. Output currents can go as high as 100 mA while using a single cell alkaline battery, and discharge it down to 0.8 V or lower.

The boost converter is based on a quasi fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters Power Save Mode to ensure high efficiency over a wide load current range. The maximum average current in the switches is limited to a programmable value which can go as high as 700 mA. The output voltage is programmable using an external resistor divider, or is fixed internally on the chip. In addition, the average output current can be programmed as well. The converter then regulates the programmed output voltage or the programmed output current, which ever demands lower output power. The converter can be disabled to minimize battery drain. During shutdown, the load is disconnected from the battery. The device is packaged in a 6-pin WSON (DRV) package.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61260	MCON (C)	2.00 mm 2.00 mm
TPS61261	WSON (6)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.






Table of Contents

12
13
14
14
14
17
17
17
18
18
19
19
19
19
19
19
19
19


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision B (November 2014) to Revision C				
•	Changed term from µs to (µH) in Equation 3.	14			
Cl	nanges from Revision A (February 2013) to Revision B	Page			
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1			
•	Changed Minimum input voltage for startup, -40°C < T _J < 105°C, Max from 0.8 V to 1.2 V	5			
<u>•</u>	Added V _{EN} = 0 V, V _{IN} = 1.2 V, T _A = 25°C Test Condition and values to Shutdown current	5			
Cł	nanges from Original (May 2011) to Revision A	Page			
•	Changed Supply voltage to Input supply in RECOMMENDED OPERATING CONDITIONS	4			
•	Changed ELECTRICAL CHARACTERISTICS	5			
•	Changed Synchronous Boost Operation section				
•	Deleted Dynamic Current Limit section				
•	Changed Inductor Selection section				
•	Changed Capacitor Selection section	15			



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NUMBER	1/0	DESCRIPTION		
EN	2	I	Enable input. (High = enabled, Low = disabled). Do not leave floating.		
FB	3	I	Voltage feedback of adjustable versions. Must be connected to VOUT on fixed output voltage versions.		
GND	Exposed Thermal Pad		Must be soldered to achieve appropriate power dissipation and mechanical reliability. Must be connected to GND.		
L	5	I	Connection for inductor		
RI	1	I	Average output current programming input. A resistor with a value between 2 k Ω and 20 k Ω must be connected between the RI pin and GND.		
VIN	6	I	Supply voltage for control stage		
VOUT	4	0	Boost converter output		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage range ⁽²⁾	VIN, L, VOUT, EN, FB	-0.3	5.0	V
Voltage range V	RI	-0.3	3.6	V
Operating junction temperature range, T _J		-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	T _{stg} Storage temperature range			150	°C
V	40	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)		2	kV
V _{ESD}		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)		0.5	kV

- (1) ESD testing is performed according to the respective JESD22 JEDEC standard.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

g			
	MIN	NOM MAX	UNIT
Input supply voltage at VIN	0.8	4.0	V
Operating free air temperature range, T _A	-40	85	°C
Operating junction temperature range, T _J	-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS61260, TPS61261	UNIT
	I HERMAL METRIC**/	DRV (6 PINS)	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	100	
$R_{\theta JB}$	Junction-to-board thermal resistance	35	°C/W
ΨЈТ	Junction-to-top characterization parameter	2	C/VV
ΨЈВ	Junction-to-board characterization parameter	36	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltages are with respect to network ground terminal.



6.5 Electrical Characteristics

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)


	F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC/DC S	STAGE						
V_{IN}	Input voltag	e range		0.8		4.0	V
V_{IN}	Minimum in	put voltage for startup	-40°C < T _J < 105°C			1.2	V
V_{OUT}	TPS61260 output voltage range			1.8		4.0	V
V_{FB}	TPS61260	feedback voltage	-40°C < T _J < 85°C	495	500	505	mV
V_{OUT}	TPS61261	output voltage		3.27	3.3	3.33	V
I _{LIM}	Average sw	ritch current limit			7 x I _{OUT}		mA
R _{DS(on)}	High side s	witch on resistance	V _{IN} = 1.2 V, V _{OUT} = 3.3 V		1000		mΩ
R _{DS(on)}	Low side sv	vitch on resistance	V _{IN} = 1.2 V, V _{OUT} = 3.3 V		250		$m\Omega$
	Output volta	age line regulation	PWM mode		0.5%		
	Output volta	age load regulation	PWM mode		0.5%		
I _{OUT}	Average ou	tput current programming range		10		100	mA
	Average output current		R_I = 10 k Ω , T_A = 25 °C, V_{IN} < V_{OUT}	19	20	21	mA
	Average ou	tput current	R_I = 10 k Ω , 0°C < T_J < 60°C, V_{IN} < V_{OUT}	18	20	22	mA
	Average ou	tput current line regulation			0.5%		
	Average ou	tput current load regulation			0.5%		
_	Quiescent	VIN	$I_O = 0$ mA, $V_{EN} = V_{IN} = 1.2$ V, $V_{OUT} = 3.3$ V, Device not switching		4	7	μΑ
IQ	current	VOUT			25	40	μΑ
	TPS61261	FB pin input impedance	V _{EN} = HIGH		1		МΩ
	Shutdown current		$V_{EN} = 0 \text{ V}, V_{IN} = 1.2 \text{ V}$		0.1	1.5	μΑ
I _{SD}	Shuldown	current	$V_{EN} = 0 \text{ V}, V_{IN} = 1.2 \text{ V}, T_A = 25^{\circ}\text{C}$		0.1	0.3	μΑ
CONTRO	OL STAGE						
$V_{\rm UVLO}$	Under volta	ge lockout threshold	Falling V _{IN}	0.6	0.7	0.8	V
V_{UVLO}	Under volta	ge lockout threshold hysteresis			200		mV
V_{IL}	Low level input threshold voltage (EN)		$V_{IN} \le 1.8 \text{ V}, -40^{\circ}\text{C} < T_{J} < 85^{\circ}\text{C}$			0.2 × V _{IN}	V
V_{IL}	Low level input threshold voltage (EN)		$V_{IN} > 1.8 \text{ V}, -40^{\circ}\text{C} < T_{J} < 85^{\circ}\text{C}$			0.36	V
V _{IH}	High level input threshold voltage (EN)		V _{IN} ≤ 1.5 V	0.8 × V _{IN}			V
V_{IH}	High level in	nput threshold voltage (EN)	V _{IN} > 1.5 V	1.2			V
I _{LKG}	Input leaka	ge current (EN)	EN = GND or VIN		0.01	0.1	μА
V _{OVP}	Output over	rvoltage protection		4.0		4.5	V





6.6 Typical Characteristics

Table of Graphs

	DESCRIPTION	FIGURE
Maximum output current	vs Input voltage (TPS61260, VOUT = {1.8 V; 2.5 V; 4.0 V})	Figure 1
	vs Input voltage (TPS61261, VOUT = 3.3 V)	Figure 2
Efficiency	vs Output current (TPS61260, VOUT = {1.8 V; 2.5 V; 4.0 V})	Figure 3
	vs Output current (TPS61261, VOUT = 3.3 V)	Figure 4
	vs Input voltage (TPS61260, VOUT = 1.8 V, IOUT = {10; 20; 50 mA})	Figure 5
	vs Input voltage (TPS61260, VOUT = 2.5 V, IOUT = {10; 20; 50 mA})	Figure 6
	vs Input voltage (TPS61260, VOUT = 4.0 V, IOUT = {10; 20; 50; 100 mA})	Figure 7
	vs Input voltage (TPS61261, VOUT = 3.3V, IOUT = {10; 20; 50 mA})	Figure 8
Output current	vs Resistance at RI	Figure 9
Output voltage	vs Output current (TPS61260, VOUT = 1.8 V)	Figure 10
	vs Output current (TPS61260, VOUT = 2.5 V)	Figure 11
	vs Output current (TPS61260, VOUT = 4.0 V)	Figure 12
	vs Output current (TPS61261, VOUT = 3.3 V)	Figure 13
Output current	vs Output voltage	Figure 14










Figure 3. Efficiency vs Output Current


Output Current (mA)


Figure 4. Efficiency vs Output Current

Submit Documentation Feedback


Copyright © 2011–2018, Texas Instruments Incorporated











7 Parameter Measurement Information

7.1 Schematic and List of Components




Table 1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
	TPS61260 / 1	Texas Instruments
L1	4.7 μH, 2.5 mm x 2 mm	LQM2HPN4R7MG0, Murata
C1	10 μF 6.3 V, 0603, X5R ceramic	GRM188R60J106KME84D, Murata
C2	10 μF 6.3 V, 0603, X5R ceramic	GRM188R60J106KME84D, Murata
R1	Depending on the output voltage at TPS61260. 0 Ω at TPS61261	



Schematic and List of Components (continued)

Table 1. List of Components (continued)

REFERENCE	DESCRIPTION	MANUFACTURER
R2	Depending on the output voltage at TPS61260. Not used at TPS61261	
R3	Depending on the output current	



8 Detailed Description

8.1 Overview

The TPS6126x is based on a quasi-fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters Power Save Mode to ensure high efficiency over a wide load current range. The TPS6126x is based on a current mode topology. The inductor current is regulated by a fast current regulator loop which is controlled by either a voltage control loop or a reference current. The controller also uses input and output voltage feedforward. Changes of the input and output voltages are monitored and immediately change the duty cycle in the modulator to achieve a fast response to those errors. In addition, the average output current can be programmed as well. An external resistor is used to program the average output current.

8.2 Functional Block Diagrams




Figure 15. TPS61260

Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated



Functional Block Diagrams (continued)




Figure 16. TPS61261

8.3 Feature Description

8.3.1 Controller Circuit

The controlling circuit of the device is based on a current mode topology. The inductor current is regulated by a fast current regulator loop which is controlled by either a voltage control loop or a reference current. The controller also uses input and output voltage feedforward. Changes of the input and output voltages are monitored and immediately change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. For the adjustable output voltage version, a resistive voltage divider must be connected to that pin. For the fixed output voltage version, the FB pin must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage is compared with the internal reference voltage to generate a stable and accurate output voltage. The reference current for average output current control is programmed with a resistor connected between the RI pin and GND.

The programming of the average output current also affects the maximum switch current in the main switch which basically is the input current. The lower the average output current is programmed, the lower the maximum input current. Now, maximum input power is controlled as well as the maximum peak current to achieve safe and stable operation under all possible conditions. Smaller inductors with lower saturation current ratings can be used, when lower average output currents are programmed.

8.3.2 Synchronous Boost Operation

The device uses 3 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range. Using 2 rectifying switches also enables the device to control the output voltage and current during startup conditions when the input voltage is higher than the output voltage. During startup, the rectifying switch works in a linear mode until the output voltage is near the input voltage. Once in regulation, operating with the input voltage greater than the output voltage may cause either the output voltage or current to exceed its regulation value. Although this operating point is not recommended, the device will not be damaged by this as long as absolute maximum ratings are not violated.



Feature Description (continued)

As opposed to a standard boost converter, the implemented 3 switch topology enables the output to be disconnected from the input during device shutdown when disabled. Current does not flow from output to input or from input to output.

8.3.3 Power Save Mode

At normal load conditions with continuous inductor current, the device operates at a quasi fixed frequency. If the load gets lower, the inductor current decreases and becomes discontinuous. If this happens and the load is further decreased, the device lowers the switching frequency and turns off parts of the control to minimize internal power consumption. The output voltage is controlled by a low power comparator at a level about 1% higher than the nominal output voltage. If the output voltage reaches the nominal value or drops below it, device control is turned on again to handle the new load condition. The boundary between power save mode and PWM mode is when the inductor current becomes discontinuous.

Accurate average output current regulation requires continuous inductor current. This means that there is no power save mode during current regulation.

8.3.4 Device Enable

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input. This means that output voltage can drop below input voltage during shutdown.

8.3.5 Softstart and Short Circuit Protection

During startup of the converter, duty cycle and peak current are limited in order to avoid high peak currents flowing from the input. After being enabled, the device starts operating. Until the output voltage reaches about 0.4 V, the average output current ramps up from zero to the programmed value, as the output voltage increases. As soon as the output current has reached the programmed value, it stays regulated at that value until the load conditions demand less current. This typically happens when the output capacitor is charged and the output voltage is regulated.

During startup, the device can seamlessly change modes of operation. When the input voltage is higher than the output voltage, the device operates in a linear mode using the rectifying switches for control. If the input voltage is lower than the output voltage it operates in a standard boost conversion mode. Boost conversion is non-synchronous when the output voltage is below approximately 1.8 V and it is synchronous if the output voltage is higher than approximately 1.8 V.

At short circuit conditions at the output, the output current is limited to the programmed average current. If the short at the output causes the output voltage to drop below 0.4 V, the average current decreases approximately linearly with the output voltage down to zero.

The devices can monotonically start into a pre-bias on the output.

8.4 Device Functional Modes

8.4.1 Undervoltage Lockout

An undervoltage lockout function prevents device startup if the supply voltage on VIN is lower than the undervoltage lockout threshold defined in the *Electrical Characteristics*. When in operation, the device automatically shuts down the power stage if the voltage on VIN drops below the undervoltage lockout threshold. The device automatically restarts if the input voltage recovers to the minimum operating input voltage.

8.4.2 Output Overvoltage Protection

If, for any reason, the output voltage of the device (as measured at the VOUT pin) exceeds its maximum recommended value, the device stops operating. It continues operating as soon as the output voltage has dropped below this threshold.



8.5 Programming

8.5.1 Programming the Output Voltage

Within the TPS6126x family, there are fixed and adjustable output voltage versions available. To properly configure the fixed output voltage devices, the FB pin is used to sense the output voltage. This means that it must be connected directly to VOUT. For the adjustable output voltage version, an external resistor divider is used to adjust the output voltage. The resistor divider must be connected between the VOUT, FB, and GND pins. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 4.0 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01 μ A, and the voltage across the resistor between the FB and GND pins, R2, is typically 500 mV. Based on these two values, the recommended value for R₂ should be lower than 500 k Ω , in order to set the divider current at 1 μ A or higher. It is also recommended to keep the total value for the resistor divider, R1 + R2, in the range of 1 M Ω . From that, the value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using Equation 1:

$$R1 = R2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

$$V_{IN} \qquad \qquad \begin{array}{c} L1 \\ V_{IN} \end{array} \qquad \begin{array}{c} V_{OUT} \\ V_{IN} \end{array} \qquad \begin{array}{c} V_{OUT} \\ V_{IN} \end{array} \qquad \begin{array}{c} C2 \\ V_{OUT} \\ V_{IN} \end{array} \qquad \begin{array}{c} V_{OUT} \\ V_{IN} \end{array} \qquad \begin{array}{c} C2 \\ V_{OUT} \\ V_{IN} \end{array} \qquad \begin{array}{c} C1 \\ V_{OUT} \\ V_{IN} \\ V_{IN} \end{array} \qquad \begin{array}{c} C1 \\ V_{OUT} \\ V_{IN} \\ V_{IN} \end{array} \qquad \begin{array}{c} C1 \\ V_{IN} \\ V_{IN} \\ V_{IN} \end{array} \qquad \begin{array}{c} C1 \\ V_{IN} \\ V_{IN} \\ V_{IN} \\ V_{IN} \\ V_{IN} \end{array} \qquad \begin{array}{c} C1 \\ V_{IN} \\ V_{I$$

Figure 17. Typical Application Circuit for Adjustable Output Voltage Option

8.5.2 Programming the Output Current

The devices of the TPS6126x family also support average output current regulation. An external resistor is used to program the average output current. The resistor must be connected between the RI and GND pins. When the average output current is regulated properly, the typical value of the voltage at the RI pin is 400 mV. The maximum recommended value for the regulated average output current is 100 mA. The value of the resistor R3 should be between 2 k Ω and 20 k Ω . It can be calculated, depending on the needed average output current (I_{OUT}), using Equation 2:

$$R3 = \frac{200V}{I_{OUT}}$$
 (2)

Accurate regulation of the average output current only is possible if the inductor current is continuous. Please check the *Inductor Selection* section to calculate the required parameters for selecting an appropriate inductor.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The devices are designed to operate from an input voltage supply range between 1.2 V (Vin falling UVLO is 0.8 V) and 4.0 V with a maximum output current of 100 mA. The devices operate in PWM mode for medium to heavy load conditions and in power save mode at light load currents. In PWM mode the TPS61260 converter operates with the nominal switching frequency of 2.5 MHz which provides a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

9.2 Typical Applications

9.2.1 TPS61260 3.3-V Output Application




Figure 18. TPS61260 Typical Application Circuit

9.2.1.1 Design Requirements

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 4.0 V
Output voltage	3.3 V
Input ripple voltage	±200 mV
Output ripple voltage	±3% V _{OUT}
Output current rating	100 mA
Operating frequency	2.5 MHz

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Inductor Selection

To properly configure the TPS6126x devices, an inductor must be connected between the VIN pin and the L pin. Equation 3 is used to estimate the minimum inductance value for accurate average output current regulation; the inductor current should be continuous.

$$L_{MIN} = \frac{V_{IN}^2 \cdot (V_{OUT} - V_{IN})}{V_{OUT}^2 \cdot I_{OUT}} \cdot 0.2 \,(\mu H)$$
(3)



In Equation 3, the minimum inductance value required for accurate average output current regulation is calculated. V_{IN} is the input voltage. For typical applications which require voltage regulation, the recommended inductor value is 4.7 μ H. Applications with higher inductance values have lower light load efficiency. The recommended range for the inductor value is from 2.2 μ H up to 22 μ H. The current rating required for this inductor is I_{LIM} and depends on the programmed output current I_{OUT} . Please refer to the *Electrical Characteristics*. Table 3 contains a list of inductors recommended for the TPS6126x:

Table 3. List of Inductors

VENDOR	INDUCTOR SERIES
Murata	LQM2HP_G0
Toko	DFE252012C
Hitachi Metals	KSLI-252010AG

9.2.1.2.2 Capacitor Selection

9.2.1.2.2.1 Input Capacitor

At least a $4.7-\mu F$ input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended.


9.2.1.2.2.2 Output Capacitor

For the output capacitor, use of a small X5R or X7R ceramic capacitor placed as close as possible to the VOUT and GND pins of the IC is recommended. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and GND pins of the IC.


The output capacitor should be at least 2.2 μ F. There are no additional requirements regarding minimum ESR. There is also no theoretical upper limit for the output capacitance value. The device has been tested with capacitors up to 100 μ F. In general, larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients. To improve control performance, especially when using high output capacitance values, a feedforward capacitor in parallel to R1 is recommended. The value should be in the range of the value calculated in Equation 4:

$$C_{\rm ff} = 0.3 \cdot \Omega \cdot \frac{C2}{R2} \tag{4}$$

9.2.1.3 TPS61260 3.3-V Output Application Performance Plots







9.2.2 TPS61261 Application as LED Driver




Figure 23. TPS61260 LED Driver Application Circuit

9.2.2.1 Design Requirements

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3 V
Output current rating	10 mA -100 mA
Operating frequency	2.5 MHz

9.2.2.2 Detailed Design Procedure

Figure 23 shows the TPS61261 configured to drive an LED with analog and/or PWM dimming. This circuit does not require an external current sensing resistor and so provides high efficiency, as shown in Figure 24. This design is available as the TPS61261EVM-208.

Submit Documentation Feedback

Copyright © 2011–2018, Texas Instruments Incorporated



9.2.2.3 TPS61261 Application as LED Driver Performance Plots




Figure 24. LED Driver Efficiency

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.2 V and 4.0 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μ F is a typical choice.

11 Layout

11.1 Layout Guidelines

- For all switching power supplies, layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to the ground pin of the IC.
- The feedback divider should be placed as close as possible to the control ground connection. To lay out the
 control ground, short traces are recommended as well, separated from the power ground traces. This avoids
 ground shift problems, which can occur due to superimposition of power ground current and control ground
 current. See Figure 25 for the recommended layout.

11.2 Layout Example




Figure 25. PCB Layout Suggestion

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the Exposed Thermal Pad
- · Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table, please check the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report* (SZZA017) and the Semiconductor and IC Package Thermal Metrics Application Report (SPRA953).

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

TPS61261EVM-208 Evaluation Module User's Guide (SLVU851)

Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report (SZZA017)

Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS61260	Click here	Click here	Click here	Click here	Click here
TPS61261	Click here	Click here	Click here	Click here	Click here

12.4 Trademarks

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TD00/000DD\/D	4.070.45			_		5 110 0 0	(6)			014/2	
TPS61260DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QWD	Samples
TPS61260DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QWD	Samples
											bampies
TPS61261DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QWE	Samples
TPS61261DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QWE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 17-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61260DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61260DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61260DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61260DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61261DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61261DRVT	WSON	DRV	6	250	180.0	12.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com 17-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61260DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS61260DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS61260DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS61260DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS61261DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS61261DRVT	WSON	DRV	6	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated